Already have an account? Get multiple benefits of using own account!
Login in your account..!
Remember me
Don't have an account? Create your account in less than a minutes,
Forgot password? how can I recover my password now!
Enter right registered email to receive password!
How does multiplexer know which line to select?
This is managed by select lines. The select lines provide communication among different components of a computer. Now let's see how multiplexer also called as MUX. For simplicity we will take illustration of 4 ×1 MUX it implies that there are 4 input lines associated to 1 output line. For the sake of consistency we would call input line as I and output line as O and control line a selection line S or enable as E.
Please notice the way in that S0 and S1 are associated in circuit. To 'a' AND gate S0 and S1 are inputted in complement form which means 'a' gate will output I0 when both selection lines have a value 0 that means S¯0 = 1 and S¯1 = 1, which implies that S0= 0 and S1=0 and therefore first entry in truth table. Please note that at S0 = 0 and S1 = 0 AND gate 'b', 'c', 'd' will provide 0 output and when all these outputs will pass OR gate 'e' they will provide I0 as output for this case. Which is for S0=0 and S1=0 output becomes I0 which in another words can be called as 'For S0 = 0 and S1 = 0, I0 input line is triggered by MUX'. In the same way other entries in truth table are respective to logical nature of figure. Thus by having two control lines we can have a 4×1 MUX. To have 8×1 MUX we should have 3 control lines or with 3 control lines we can make 23 = 8 it implies that 8×1 MUX. In the same way with 'n' control lines we could have 2n×1 MUX. Another parameter that is principal in MUX design is a number of inputs to AND gate. These inputs are decided by voltage of gate that generally supports a maximum of 8 inputs to a gate.
Where can these devices used in computer? Multiplexers are used in digital circuits for data and organized signal routing. We have seen a theory where out of 'n' input lines 1 can be triggered so we have a reverse concept it implies that if we have one input line and data is passed to one of the possible 2n lines where 'n' denotes number of selection lines. This operation is known as Demultiplexing.
Design a MOD-6 synchronous counter using J-K Flip-Flops. Ans: Design of Mod-6 Counter: To design the Mod-6 synchronous counter, contain six counter states (that is, from
Swing is a GUI toolkit for Java. It is one kind of the Java Foundation Classes (JFC). Swing haves graphical user interface (GUI) widgets such as text boxes, buttons, split-panes, a
Q. Define General Purpose Register Architecture? General Purpose Register (GPR) Architecture: A register is a word of internal memory similar to the accumulator. GPR architec
Write a ‘C’ functions to arrange the elements of an integer array in such a way that all the negative elements are before the positive elements. The array is passed to it as an arg
Instruction Cycle The instruction cycle consists of a series of steps needed for the implementation of an instruction in a program. A typical instruction in a program is descri
what is java?
What is turnaround time? Turnaround time is the interval from the time of submission to the time of completion of a process. It is the sum of the periods spent waiting to get i
What are the various mechanisms for implementing I/O operations? a) Program controlled I/O b) Interrupts c) DMA
State about the machine language programs The computer can run only machine language programs, one needs to translate above programs to machine language programs. To translate
Q. Explain Addressing modes in RISC? Simple addressing modes: Another benefit is the use of simple addressing modes. RISC machines employ simple register addressing having disp
Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!
whatsapp: +91-977-207-8620
Phone: +91-977-207-8620
Email: [email protected]
All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd