How can we minimize problems occurring because of branch., Computer Engineering

Assignment Help:

Q. How can we minimize problems occurring because of the branch instructions?

We may use various mechanisms which may minimize the effect of branch penalty.

To keep multiple streams in pipeline in the case of branch
Pre-fetching the subsequent as well as instruction to which branch is to take place
A loop buffer can be used to store instructions of a loop instruction
Predicting whether the branch will occur or not and acting accordingly
Delaying the pipeline fill up until branch decision is taken.

Related Discussions:- How can we minimize problems occurring because of branch.

Functions for various communication modes, Q. Functions for various communi...

Q. Functions for various communication modes? MPI offers both non-blocking and blocking send/transmitting and receive operations for all modes. Functions for various commun

Translation look aside buffer - computer architecture, Translation Look asi...

Translation Look aside Buffer : A TLB is a cache that holds only page table mapping If there is no matching entry in the TLB for a page ,the page table have to

Create new user account - system administrator, A common task for a system ...

A common task for a system administrator is to create new user accounts. In this lab you will be creating output that looks like an /etc/passwd file. The Problem You are to

Basic working of hard disk drive, Q. Basic working of Hard Disk Drive? ...

Q. Basic working of Hard Disk Drive? This is one of the components of today's personal computer having a capacity of order of quite a lot of Giga Bytes and above. A magnetic di

Diffrentiate b/w shared memory and distributed memory, Shared Memory ...

Shared Memory Shared Memory refers to memory component of a computer system in which the memory can accessed directly by any of the processors in the system. Distributed

Explain the working of static ram - computer memory, Explain the working of...

Explain the working of Static RAM - Computer Memory? SRAM devices tender extremely fast access times (approximately four times faster than DRAM) but are much more expensive to

Positive logic nand gate is equivalent to negative logic nor, Show that a p...

Show that a positive logic NAND gate is equivalent to negative logic NOR gate. Ans: Positive logic denotes True or 1 with a high voltage and False or 0 with a low volt

Advantages and disadvantages of shared memory programming, Q. Show Advantag...

Q. Show Advantages and Disadvantages of Shared Memory Programming? Advantages of Shared Memory Programming Data sharing between processes is both rapid and uniform bec

Determine the current allocation state and granted process, An operating sy...

An operating system contains 3 resource classes. The number of resource units in these classes is 7, 7 and 10. The current resource allocation state is shown below:

How can a shift register be used as a counter, What is a shift register? Ca...

What is a shift register? Can a shift register be used as a counter? If yes, explain how? Ans: Shift Register: A register wherein data gets shifted towards left or right

Write Your Message!

Name

Email id

Message

Verfication Code

User Account

All Pages