How can common bus system be constructed, Computer Engineering

Assignment Help:

How can common bus system be constructed

A common bus system could be constructed using multiplexers. These multiplexers select source register whose binary information is then placed on bus. The bus system will multiplex registers of a bit each to produce n-line common bus. The number of multiplexers required to construct bus is equal to n, where n is number of bits in each register. The size of each multiplexer must be k × 1 as it multiplexes k data lines. A bus system can be constructed through 'three-state gates' instead of multiplexers.

 


Related Discussions:- How can common bus system be constructed

Inheritance, what is Ambiguity in single inheritance

what is Ambiguity in single inheritance

List all seven layer of osi model, List all seven layer of OSI model and de...

List all seven layer of OSI model and describe function of application layer. The layers of OSI model are as follows: (1) The Physical Layer: It defines an interface in

Highly encoded micro-instructions, Highly Encoded micro-instructions ...

Highly Encoded micro-instructions Encoded bits required in micro-instructions are small. It provided an aggregated view that is a higher view of CPU as just an encoded

What is virtual memory, Virtual Memory is a way of extending a computer's m...

Virtual Memory is a way of extending a computer's memory by using a disk file to replicate add'l memory space. The OS remain track of these add'l memory addresses on the hard disk

What is the necessity of interfacing in digital ic, What is the necessity o...

What is the necessity of Interfacing in digital ICs and what are the points to be kept in view, while interfacing between TTL gate and CMOS gate? Ans: To realize the optimum

How many input ANDand OR gates are required, How many two input AND gates a...

How many two input AND gates and two input OR gates are required to realize Y = BD+CE+AB ? Ans. Here three product terms, therefore three AND gates of two inputs are needed.

Multiple assign statements targeting the same wire, What logic is inferred ...

What logic is inferred when there are multiple assign statements targeting the same wire? It's illegal to specify multiple assign statements to the same wire in a synthesizable

What is sap locking, What is SAP locking? It is a mechanism for describ...

What is SAP locking? It is a mechanism for describing and applying logical locks to database objects.

What are superscalar processors, What are superscalar processors? Sever...

What are superscalar processors? Several instructions start implementation in the same clock cycle, and the processor is said to use multiple issue. Such processors are capable

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd