Already have an account? Get multiple benefits of using own account!
Login in your account..!
Remember me
Don't have an account? Create your account in less than a minutes,
Forgot password? how can I recover my password now!
Enter right registered email to receive password!
Q. How can this arithmetic processor be associated to the CPU?
Two mechanisms are used for connecting arithmetic processor to CPU.
If an arithmetic processor is treated as one of the Input / Output or peripheral units then it's termed as a peripheral processor. CPU transmitsinstructions and data to peripheral processor that performs the needed operations on data and communicates the results back to CPU. A peripheral processor has various registers to communicate with the CPU. These registers can be addressed by CPU as I/O register addresses. Peripheral and CPU processors are generally quite independent and communicate with each other by exchange of information using data transfer instructions. Data transfer instructions should be specific instructions in CPU. This kind of connection is known as loosely coupled.
Instead if the arithmetic processor has a register and instruction set that can be considered an extension of CPU registers and instruction set then it is known as a tightly coupled processor. Here CPU reserves a special subset of code for arithmetic processor. In such a system the instructions meant for arithmetic processor are fetched by CPU and decoded mutually by CPU and arithmetic processor and finally executed by arithmetic processor. So these processors can be considered a logical extension of CPU. These kind of attached arithmetic processors are called as co-processors.
The concept of co-processor existed in 8086 machine until Intel 486 machines where co-processor was separate. But Pentium at present doesn't have a separate co-processor. In the same way peripheral processors aren't found as arithmetic processors in general. Though many chips are used for specialized I/O architecture.
Data movement instructions shift data from one location to another. The source and destination locations are verified by the addressing modes, and can be registers or memory. Many
I need help to create test cases for the MIPS Instruction set architecture
Determine reduced Boolean equation and the Karnaugh Map? Illustration : Determine reduced Boolean equation and the Karnaugh Map for the truth table shown below:
How will you prepare problem statement? Problem statement should state what is to be completed and not how it is to be executed. It should be a statement of requirements not a
Not Understood
What are the features of the hardwired control? A controller that uses this approach can function at high speed. It has little flexibility and the complexity of the instruction
Q. Explain about Deadlock Avoidance? To prevent deadlocks two kinds of techniques are used: 1) Static prevention: It employs P and V operators in addition to Semaphores to
Enumerate about the Specialised hardware Specialised hardware such as protected memory or cryptographic memory module for storing and protecting the keys proves to be a good s
Of the two "next screen "attributes the attributes that has more priority is?? Dynamic.
What is SAP LUW or Update Transaction? Update transaction (or "SAP LUW") This is a set of updates terminated by an ABAP/4 commit. A SAP LUW may last much longer than a data
Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!
whatsapp: +91-977-207-8620
Phone: +91-977-207-8620
Email: [email protected]
All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd