Already have an account? Get multiple benefits of using own account!
Login in your account..!
Remember me
Don't have an account? Create your account in less than a minutes,
Forgot password? how can I recover my password now!
Enter right registered email to receive password!
Q. How can this arithmetic processor be associated to the CPU?
Two mechanisms are used for connecting arithmetic processor to CPU.
If an arithmetic processor is treated as one of the Input / Output or peripheral units then it's termed as a peripheral processor. CPU transmitsinstructions and data to peripheral processor that performs the needed operations on data and communicates the results back to CPU. A peripheral processor has various registers to communicate with the CPU. These registers can be addressed by CPU as I/O register addresses. Peripheral and CPU processors are generally quite independent and communicate with each other by exchange of information using data transfer instructions. Data transfer instructions should be specific instructions in CPU. This kind of connection is known as loosely coupled.
Instead if the arithmetic processor has a register and instruction set that can be considered an extension of CPU registers and instruction set then it is known as a tightly coupled processor. Here CPU reserves a special subset of code for arithmetic processor. In such a system the instructions meant for arithmetic processor are fetched by CPU and decoded mutually by CPU and arithmetic processor and finally executed by arithmetic processor. So these processors can be considered a logical extension of CPU. These kind of attached arithmetic processors are called as co-processors.
The concept of co-processor existed in 8086 machine until Intel 486 machines where co-processor was separate. But Pentium at present doesn't have a separate co-processor. In the same way peripheral processors aren't found as arithmetic processors in general. Though many chips are used for specialized I/O architecture.
What is structural hazard? Structural hazard is the situation when two instructions needs the use of a given hardware resource at the similar time. The most common case in whic
Zero address instruction format is used for (A) RISC architecture. (B) CISC architecture. (C) Von-Neuman architecture. (D) Stack-organized architecture.
Illustrate about the Word processors with its design Word processors now have many aspects over and above the original task of generating a typed document. This section would
Prolog: Still we can take our card game from the previous lecture like a case study for the implementation of a logic-based expert system. So there the rules were: four cards
Q. Explain about Interrupt Procedure? The interrupt procedure uses request header to conclude the function requested by DOS. It also performs all functions for device driver. T
Q. Fundamental differences between RISC and CISC architecture? Fundamental differences between RISC and CISC architecture. The following table lists following differences:
'LRU' page replacement policy is ? Ans. Least Recently Used.
sequential files
Q. Determine why a new system is required? Feasibility Study: - Feasibility study is the method of defining the current problem determining why a new system is essential and
Two way merge sort for 84,83,78,90,23,123,98,159,8,200
Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!
whatsapp: +91-977-207-8620
Phone: +91-977-207-8620
Email: [email protected]
All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd