Hold Response Sequence

The HOLD pin is examined at leading edge of each clock pulse. If it is received active line by the processor before T4 of the earlier cycle/during the T1 state of the current cycle and the CPU activates HLDA in the next clock cycle and for the succeeding bus cycles, the bus will be given to another requesting master.  The control of the bus is not regained by the processor till the requesting master does not drop the HOLD pin low. When the request is issued by the requesting master, the HLDA is issued by the processor at the trailing edge of the next clock, as explained in Figure. The other conditions have already been described in the signal description section for the HLDA andHOLD signals.