Help assignments, Electrical Engineering

Assignment Help:
A three-phase transposed line is composed of one conductor per phase with flat horizontal spacing of 11 m as shown in Figure 1(a). The conductors have a diameter of 3.625 cm and a GMR of 1.439 cm. The line is to be replaced by a three-conductor bundle. The new conductors have a diameter of 2.1793 cm and GMR of 0.8839 cm. The new line will also have a flat horizontal configuration, but it is to be operated at a higher voltage and therefore the phase spacing is increased to 14 m as measured from the centre of the bundles as shown in Figure 1(b). The spacing between the conductors in the bundle is 45 cm. Determine:
(a) The percentage change in the inductance. (b) The percentage change in the capacitance.

Related Discussions:- Help assignments

Digital electronics, Design a logic circuit when to provide an output when ...

Design a logic circuit when to provide an output when any two or three of four switches are closed.

Limitor, What is limitor.. how it works

What is limitor.. how it works

Induction motor, principle and operation of a 3phace induction motor

principle and operation of a 3phace induction motor

Transformer box, a) Illustrate the Schematic diagram of the Transformer Box...

a) Illustrate the Schematic diagram of the Transformer Box used in the Practical Session b)  Calculate the output voltage on an Oscilloscope and determine its amplitude and freq

Sbi subtract immediate with borrow instruction, SBI Subtract Immediate  w...

SBI Subtract Immediate  with Borrow  Instruction This  instruction is  used to subtract 8 bit  data and  borrow from the  accumulator. The  result of  the operation is  stored

Circuit theory, matlab program for verifying maximum power transfer

matlab program for verifying maximum power transfer

Express the waveform of the staircase type, Q. Express the waveform of the ...

Q. Express the waveform of the staircase type shown in Figure as a sum of step functions.

What happen when negative bias applied to the gate of fet, Q. What happens ...

Q. What happens when a negative bias is applied to the gate of a FET? The result of applying a negative bias to the gate is to reach the saturation level at a lower level of V

Logic gates, what component will be use for making or logic gates.

what component will be use for making or logic gates.

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd