Already have an account? Get multiple benefits of using own account!
Login in your account..!
Remember me
Don't have an account? Create your account in less than a minutes,
Forgot password? how can I recover my password now!
Enter right registered email to receive password!
Hazard (computer architecture):
In the computer architecture, a hazard is a possible problem that can occurs in a pipelined processor. It concern to the possibility of erroneous computation when a CPU tries to simultaneously execute multiple instructions which exhibit data dependence. There are typically 3 types of hazards:1) branching hazards 2) structural hazards and 3) data hazards (control hazards).
Instructions in a pipelined processor are executed in various stages, so that at any given time many instructions are being executed, and instructions cannot be completed in the required order.
A hazard takes place when two or more of these simultaneous (possibly out of order) instructions conflict.
i) Data hazards
a)RAW - Read After Write
b) WAR - Write After Read
c) WAW - Write After Write
ii) Structural hazards
iii) Branch (control) hazards
iv) Eliminating hazards
a)Eliminating data hazards
b) Eliminating branch hazards
Difference between static and dynamic RAM. Draw the circuits of one cell of each and explain its working. Ans: Differentiation among Static RAM and Dynamic RAM: Static
Q. Collective Communications - Broadcast? Broadcast: Broadcasting can be done in two ways one of them is one to all and another one is all to all. In the matter of one to all b
What are the different layers of TCP/IP protocol stack? Layers in the TCP/IP protocol architecture are:- o Application Layer o Host-to-Host Transport Layer, o Net
Q. Illustrate third Generation Computers? The third generation has fundamental hardware technology: Integrated Circuits (ICs). To understand what are Integrated circuits let's
Disadvantages of file processing system
Perform the - 48 - 23 operations using the 2's complement method. Ans. - 48 - 23 = - 48 + (-23) -48 = 1 1 0 1 0 0 0 0 -23 = 1 1 1 0 1 0 0 1 = -71
If the input to T-flipflop is 100 Hz signal, the final output of the three T-flipflops in cascade is ? Ans. The final output of the three T-flip-flops in cascade is 12
the counter shown Q2Q1Q0=000 The status of Q2Q1Q0 after the pulse
Efficiency The effectiveness of pipeline can be measured the same as the ratio of busy time span to total time span counting the idle time. Let c be clock period of a pipeline
What are conditional chain statement? ON CHAIN-INPUT similar to ON INPUT. The ABAP/4 module is called if any one of the fields in the chain having a value other than its in
Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!
whatsapp: +1-415-670-9521
Phone: +1-415-670-9521
Email: [email protected]
All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd