Give the organization of centralized store program control, Computer Engineering

Assignment Help:

Give the organization of centralized store program control (SPC).

Within stored program control systems, a program or set of instructions for the computer that is stored in its memory and the instructions are executed automatically separately by the processor. Carrying out the exchange control functions by programs stored into the memory of a computer led to such name.

Now here are two approaches to organizing stored program control:

1. Centralized: in such type of control, all the control equipment is replaced through a single processor that must be fairly powerful.

2. Distributed: in this type of control, the control functions are shared through several processors inside the exchange itself.

1118_FIG - Typically Centralized SPC Organization.png

FIG - classically Centralized SPC Organization

 

Dual processor architecture may be configured to operate into one of three modes, in centralized SPC:

1. Standby mode: In such mode, one processor is active and another is on standby, both software and hardware wise. The standby processor brought online while active processor fails. A significant requirement of this configuration is the capability of the standby processor to reconstitute the state of the exchange system while this takes over the control.

2. Synchronous duplex mode: In this synchronous duplex mode, hardware coupling is given in between the two processors that execute similar set of instructions and compare the results continuously. The faculty processor is identified and taken out of service instantly, if a mismatch occurs. While the system is operating usually, the two processors have similar data in their memories at all the times and receive all the information from the exchange environment.

3. Load Sharing mode; in this load sharing operation, an incoming call is allocated randomly or into a predetermined order to one of the processors that then handles the call right by completion. Therefore both the processors are active concurrently and share the load and the resources dynamically.


Related Discussions:- Give the organization of centralized store program control

What is random access memory, What is random access memory(RAM or MAIN MEMO...

What is random access memory(RAM or MAIN MEMORY) and mention its types? The main memory in the central storage unit in a computer system. It is relatively large and fast memory

Vliw architecture, Vliw Architecture Superscalar architecture was desig...

Vliw Architecture Superscalar architecture was designed to develop the speed of the scalar processor. But it has been realized that it is not easy to execute as we discussed pr

Implement and - or- not gates using bit wise operator, Q. Develop  a menu d...

Q. Develop  a menu driven program to implement AND, OR, NOT gates using and without using  Bit wise operator. The menu  should  be  as follows: I.  Using Bit Wise operator I

Java database connectivity, Java Database Connectivity (JDBC) With two...

Java Database Connectivity (JDBC) With two different types of technologies available in the market today viz., the Windows and the Java technologies developed by the Microsoft

What is the analysis techniques object modelling, What is the Analysis Tech...

What is the Analysis Techniques Object Modelling Object modelling is very significant for any object oriented development, object modelling shows static data structure of real

Why do we need dma, Why do we need DMA? DMA is used to transfer the blo...

Why do we need DMA? DMA is used to transfer the block of data directly among an external device and the main memory without the continuous intervention by the processor.

Give difference between top down and bottom up parsing, Give difference bet...

Give difference between top down parsing and bottom up parsing. Top down parsing: Specified an input string, top down parsing tries to derive a string identical to this by s

How many bits must be decoded for 128 × 8 ram chips, How many bits must be ...

How many bits must be decoded for chip select? What is the size of decoder when 128 × 8 RAM chips are required to provide a memory capacity of 2048 bytes? Ans. All higher order l

What are the variations in a fast adder, a. Design a fast adder. What are t...

a. Design a fast adder. What are the variations in a fast adder? b. Define how the virtual address is changed into real address in a paged virtual memory system. Give an example

Identify the number of control lines for 16 to 1 multiplexer, The number of...

The number of control lines for 16 to 1 multiplexer is ? Ans. We have 16 = 2 4 , 4 Select lines are needed.

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd