Already have an account? Get multiple benefits of using own account!
Login in your account..!
Remember me
Don't have an account? Create your account in less than a minutes,
Forgot password? how can I recover my password now!
Enter right registered email to receive password!
a) Give four features that were traditionally reserved to RISC architectures?
b) Determine the overall throughput for 21 sequential instructions assuming a four-stage pipeline and each instruction goes through fetch (7 nanoseconds), decode (2 nanoseconds), execute (1nanosecond) and write-back (10 nanoseconds) stages?
c) Calculate the CPI for a hypothetical 1.8 GHz processor with a benchmarked rating of 500 MIPS?
d) Assume a processor with instruction frequencies and costs as follows
• Integer ALU: 50%, 2 cycles• Load: 25%, 5 cycles• Store: 10%, 3 cycles• Branch: 15%, 2 cycles
Determine which of the following three cases will improve or reduce overall performance and by how much:
CASE 1: Reduce Branch cost to 1 cycle and Store cost to 2 cyclesCASE 2: Reduce Load cost to 3 cycles while increasing ALU cost to 4 cyclesCASE 3: Reduce Load cost to 4 cycles
e) Mention one advantage of using DMA over Interrupt-Driven I/O. Give the basic structure of a basic DMA module.
Discuss mode -2 (bi-directional mode) of 8255 (Programmable Peripheral Interface). Only permitted with port A. Bi-directional bus data used for interfacing two computers and GP
Give the significance of SIM and RIM instruction available in 8085. Instruction SIM: Set Interrupt Mask. This is a 1 byte instruction and can be used three dissimilar functio
Q. Which are the different FET amplifiers? A FET can be used as a small-signal amplifier by connecting one of its lead to signal ground. The other two leads then serve as the i
Given that , f(a,b,c,d,e) = Σm (6,7,9,11,12,13,16,17,18,20,21,23,25,28) using a Karnaugh map. (i) Find the essential prime implicants (ii) Find the minimum sum of product
Explain DJNZ instructions of intel 8051 microcontroller? a) DJNZ Rn, rel Decrement the content of the register Rn and jump if not zero. b) DJNZ direct, rel Decreme
hello... i want to design a 1 to 8 demux with 4bit inputs and output. but i dont know the architecture in gate level. please help me... in fact, i need the architecture in gate lev
) Design a suitable double –layer lap winding for a 6-pole dc armature with 18 slots
Explain cascading of multiple PICS 8259. The 8259A adds 8 vectored priority encoded interrupts to the microprocessor. It can be expanded to 64 interrupt requests by using one
Q. Using a minimum number of NAND gates, realize the following Boolean expression: F(A,B,C) = ∑ mi (0, 3, 4, 5, 7).
Q Acharge of 0.1Cpasses through an electric source of 6 V from its negative to its positive terminals. Find the change in energy received by the charge. Comment onwhether the charg
Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!
whatsapp: +91-977-207-8620
Phone: +91-977-207-8620
Email: [email protected]
All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd