Give the basic structure of a basic dma module, Electrical Engineering

Assignment Help:

a) Give four features that were traditionally reserved to RISC architectures?

b) Determine the overall throughput for 21 sequential instructions assuming a four-stage pipeline and each instruction goes through fetch (7 nanoseconds), decode (2 nanoseconds), execute (1nanosecond) and write-back (10 nanoseconds) stages?

c) Calculate the CPI for a hypothetical 1.8 GHz processor with a benchmarked rating of 500 MIPS?

d) Assume a processor with instruction frequencies and costs as follows

• Integer ALU: 50%, 2 cycles
• Load: 25%, 5 cycles
• Store: 10%, 3 cycles
• Branch: 15%, 2 cycles

Determine which of the following three cases will improve or reduce overall performance and by how much:

CASE 1: Reduce Branch cost to 1 cycle and Store cost to 2 cycles
CASE 2: Reduce Load cost to 3 cycles while increasing ALU cost to 4 cycles
CASE 3: Reduce Load cost to 4 cycles

e) Mention one advantage of using DMA over Interrupt-Driven I/O. Give the basic structure of a basic DMA module.


Related Discussions:- Give the basic structure of a basic dma module

Computer architecture, outline what three features you would add (choose th...

outline what three features you would add (choose the three that you feel would be most advantageous) to the 16 bit version of the processor in order to enhance its power.

Describe about reduction clause, Q. Describe about Reduction Clause? Re...

Q. Describe about Reduction Clause? Reduction clause specifies an operator as well as one or more list items. For every list item a private copy is created on every thread and

#title.MIPS assembly language code., Given the INPUT: • An array of 64-bit ...

Given the INPUT: • An array of 64-bit unsigned integer elements stored in the memory starting at a known location SOURCE. • The size of the array (i.e., number of elements) stored

Parallel operation of interconnected synchronous generators, Parallel Opera...

Parallel Operation of Interconnected Synchronous Generators In order to assure continuity of the power supplywithin prescribed limits of frequency and voltage at all the load p

Latch - introductio to microprocessors , Latch A 8 bit  latch comprise...

Latch A 8 bit  latch comprises of transparent latch D flip  flop. It is commonly  used  to interface output  device with  microprocessor. A typical example of such 8 bit  latc

Define instruction cycle, Define instruction cycle and T-state Instruct...

Define instruction cycle and T-state Instruction cycle is defined, as the time needed completing the execution of an instruction. Machine cycle is defined as the time needed co

Find the sending end voltage and sending end current, A 3-phase transmissio...

A 3-phase transmission line is 200km long. The line has a per phase series impedance of 0.25+j0.45 Ω/km and shunt admittance of j7.2 μS/km. The line delivers 250MVA, at 0.6 lagging

#title.ec 1., draw the gain frequency response of an RC coupled circuit? di...

draw the gain frequency response of an RC coupled circuit? discuss fall in gain at very low and very high frequencies?

Current transformers., CT 10VA, 50A/5A, 6ohz, 2.4KV required nominal primar...

CT 10VA, 50A/5A, 6ohz, 2.4KV required nominal primary voltage?

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd