Give the basic structure of a basic dma module, Electrical Engineering

Assignment Help:

a) Give four features that were traditionally reserved to RISC architectures?

b) Determine the overall throughput for 21 sequential instructions assuming a four-stage pipeline and each instruction goes through fetch (7 nanoseconds), decode (2 nanoseconds), execute (1nanosecond) and write-back (10 nanoseconds) stages?

c) Calculate the CPI for a hypothetical 1.8 GHz processor with a benchmarked rating of 500 MIPS?

d) Assume a processor with instruction frequencies and costs as follows

• Integer ALU: 50%, 2 cycles
• Load: 25%, 5 cycles
• Store: 10%, 3 cycles
• Branch: 15%, 2 cycles

Determine which of the following three cases will improve or reduce overall performance and by how much:

CASE 1: Reduce Branch cost to 1 cycle and Store cost to 2 cycles
CASE 2: Reduce Load cost to 3 cycles while increasing ALU cost to 4 cycles
CASE 3: Reduce Load cost to 4 cycles

e) Mention one advantage of using DMA over Interrupt-Driven I/O. Give the basic structure of a basic DMA module.


Related Discussions:- Give the basic structure of a basic dma module

Disconnection of supply, Disconnection of Supply: An Appellate Tribuna...

Disconnection of Supply: An Appellate Tribunal has been created over the Commissions for speedy dispute resolution. It is assumed to adjudicate appeals against orders of the a

Features of tariff policy, Features of tariff policy: For projects who...

Features of tariff policy: For projects whose tariff is determined by performance- based cost of service regulation, the advantages of decreased tariff after full depreciation

Equipment parameter data, Equipment parameter data: The schematic diag...

Equipment parameter data: The schematic diagrams for existing substations have to be prepared along with information of power transformer rating and numbers, impedance values,

How address and data lines are demultiplexed in 8085, How address and data ...

How address and data lines are demultiplexed in 8085? AD0-AD7 lines are multiplexed and the lower half of address A0-A7 is available only during T1  of the machine cycle. This

Gauss, research paper on gauss,s law?

research paper on gauss,s law?

Synchronous motor, Q. A synchronous motor operates continuously on the foll...

Q. A synchronous motor operates continuously on the following duty cycle: 50 hp for 8 min, 100 hp for 8 min, 150 hp for 10 min, 120 hp for 20 min, and no load for 14min. Specify th

Compute product of inductance and capacitance, Q. The inductance per unit l...

Q. The inductance per unit length in H/m for parallel-plate infinitely long conductors in air is given by L = µ 0 d/w = 4π×10 -7 d/w, where d and w are inmeters. Compute L (per un

Structure of bipolar junction transistor, Structure of Bipolar junction tra...

Structure of Bipolar junction transistor:  A BJT contains three differently doped semiconductor regions that are: emitter region, base region and collector region. These regio

Cpu based exchange, CPU Based Exchange:   In centralized control, all contr...

CPU Based Exchange:   In centralized control, all control equipment is replaced by a single processor which should be quite powerful. It should be capable of processing 10 to 100 c

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd