Give the basic structure of a basic dma module, Electrical Engineering

Assignment Help:

a) Give four features that were traditionally reserved to RISC architectures?

b) Determine the overall throughput for 21 sequential instructions assuming a four-stage pipeline and each instruction goes through fetch (7 nanoseconds), decode (2 nanoseconds), execute (1nanosecond) and write-back (10 nanoseconds) stages?

c) Calculate the CPI for a hypothetical 1.8 GHz processor with a benchmarked rating of 500 MIPS?

d) Assume a processor with instruction frequencies and costs as follows

• Integer ALU: 50%, 2 cycles
• Load: 25%, 5 cycles
• Store: 10%, 3 cycles
• Branch: 15%, 2 cycles

Determine which of the following three cases will improve or reduce overall performance and by how much:

CASE 1: Reduce Branch cost to 1 cycle and Store cost to 2 cycles
CASE 2: Reduce Load cost to 3 cycles while increasing ALU cost to 4 cycles
CASE 3: Reduce Load cost to 4 cycles

e) Mention one advantage of using DMA over Interrupt-Driven I/O. Give the basic structure of a basic DMA module.


Related Discussions:- Give the basic structure of a basic dma module

Npn bjt with forward-biased, NPN BJT with forward-biased: An NPN trans...

NPN BJT with forward-biased: An NPN transistor can be referred as two diodes along with a shared anode. In common operation, the base-emitter junction is forward biased and th

Performance of digital modulation schemes, Hello, Please how do I compare p...

Hello, Please how do I compare performance of a digital modulation scheme with matlab?

Illustrate inverting operational amplifier, (a) Give the characteristics of...

(a) Give the characteristics of ideal OP-Amp? (b) Illustrate inverting operational amplifier with feedback. get the expression for voltage gain with feedback? Write short not

Draw the timing diagram for the first input pulses, Given the block diagram...

Given the block diagram of a synchronous counter shown in Figure (a), draw the timing diagram for the first input pulses, with Q 1 , Q 2 , and Q 3 initially at 0.

Define serial in - parallel out shift registers, Define Serial In - Paralle...

Define Serial In - Parallel Out Shift Registers? For this type of register data bits are entered serially in the same manner as discussed in the last section and the difference

Partial indicators method, Partial Indicators Method The partial indic...

Partial Indicators Method The partial indicators technique consists of calculating various measures of the financial, operating, commercial, and quality of a business's perfor

What do you mean by interference, Q. What do you mean by interference? ...

Q. What do you mean by interference? An information-bearing signal often becomes contaminated by externally generated interference and noise and/or by internally generated nois

What are shift registers, What are shift registers? Design a 8 bit shift re...

What are shift registers? Design a 8 bit shift register with features like PISO, SISO, SIPO and PIPO.

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd