Give the basic structure of a basic dma module, Electrical Engineering

Assignment Help:

a) Give four features that were traditionally reserved to RISC architectures?

b) Determine the overall throughput for 21 sequential instructions assuming a four-stage pipeline and each instruction goes through fetch (7 nanoseconds), decode (2 nanoseconds), execute (1nanosecond) and write-back (10 nanoseconds) stages?

c) Calculate the CPI for a hypothetical 1.8 GHz processor with a benchmarked rating of 500 MIPS?

d) Assume a processor with instruction frequencies and costs as follows

• Integer ALU: 50%, 2 cycles
• Load: 25%, 5 cycles
• Store: 10%, 3 cycles
• Branch: 15%, 2 cycles

Determine which of the following three cases will improve or reduce overall performance and by how much:

CASE 1: Reduce Branch cost to 1 cycle and Store cost to 2 cycles
CASE 2: Reduce Load cost to 3 cycles while increasing ALU cost to 4 cycles
CASE 3: Reduce Load cost to 4 cycles

e) Mention one advantage of using DMA over Interrupt-Driven I/O. Give the basic structure of a basic DMA module.


Related Discussions:- Give the basic structure of a basic dma module

What do you man by subtractive polarity, Q. Show polarity markings for a si...

Q. Show polarity markings for a single-phase transformer for (a) subtractive polarity, and (b) additive polarity.

Define the baud rate with respect to serial communication, With respect to ...

With respect to serial communication define the baud rate. The rate of data transfer into serial data communication is denoted in bps. Bits per second (bps) are the rate of in

Show jkff connected as a t flip-flop, Q. For a JKFFwith JK = 11, the output...

Q. For a JKFFwith JK = 11, the output changes on every clock pulse. The change will be coincident with the clock pulse trailing edge and the flip-flop is said to toggle, when T = 1

Cro, why is delay line used in vertical deflection on systems of CRO?

why is delay line used in vertical deflection on systems of CRO?

Digital electronics logic family, For a given logic family, consider VOL = ...

For a given logic family, consider VOL = 0.25V and VOH = 5 V . For a given circuit, VIL = 0.96 V and VIH = 2.18 V. Find the largest positive-going and largest negative-going nois

Plagiarised Content, Your site is full of plagiarised content even though y...

Your site is full of plagiarised content even though you claim to be and I quote "Plagiarism Free". You should not be charging for this content, the site and service is a fraud.

Difference between write-through and write-back caches, The comparison can ...

The comparison can be made out of two feature 1) Performance and 2) Integrity of Data Write through is better in integrity as it will flush for every writes. Write b

Define the xor gate - microprocessor, Define the XOR GATE - Microprocessor?...

Define the XOR GATE - Microprocessor? The XOR GATE is a alike to an OR gate except for the instance when all the inputs are high. With a XOR gate when all the inputs are high t

Why fet is called a voltage-controlled device, Q. Why FET is called a volta...

Q. Why FET is called a voltage-controlled device? Why its input resistance is high? In the case of a FET the output current ID is a function of the voltage VGS applied to the i

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd