General terms for cache-microprocessor, Assembly Language

Assignment Help:

General terms for Cache :

Cache Hits : When the cache consisted the information requested, the transaction is said to be a cache hit.

Cache Miss : When the cache does not have the information requested, the transaction is said to be a cache miss.

Cache consistency : Since cache is a photocopy of a small piece main memory, it is essential that the cache always reflects what is in main memory.

Snoop : When a cache is watching the address lines for transaction, this is known a snoop.  This function permit thecache to see if any transactions are accessing memory it contains within itself.

Snarf : When a cache takes the information from the data lines, the cache is command to have snarfed the data.   This function permits the cache to be updated and maintain consistency.

Snoop and snarf are the mechanisms the cache utilize to maintain consistency.

Dirty Data : When data is modified within cache but not in main memory, the data in cache is called "dirty data."

Stale Data : When data is modified in main memory but not in cache, the data in the cache is called stale data.

Cache Architecture : Caches have 2 characteristics, a write policy anda read architecture. "The write policy might be either"Write-Through."Or "Write-Back". The read architecture can be either "Look Aside" or "Look Through.


Related Discussions:- General terms for cache-microprocessor

Add-arithmetic instruction-microprocessor, ADD:  Add :- This instruction ...

ADD:  Add :- This instruction adds an immediate contents of a memory location specified in the a register ( source ) or instruction to the contents of another register (destinat

Interrupt system based on multiple 8259as-microprocessor, Interrupt System ...

Interrupt System Based on Multiple 8259As A multiple 8259A interrupt system is diagrammed in given figure in this figure data bus drivers are not indicated, but they could be i

Control transfer or branching instruction-microprocessor, Control Transfer ...

Control Transfer or Branching Instruction Control transfer instructions transfer the flow of execution of the program to a new address specified in the instruction indirectly o

Ocw-microprocessor, There are 3 kinds of OCWs. The command word OCWI is u...

There are 3 kinds of OCWs. The command word OCWI is utilized for masking the interrupt requests; when the mask bit corresponding to an interrupt request is value 1, then the requ

Length-assemblers directive-microprocessor, LENGTH : Byte Length of a Labe...

LENGTH : Byte Length of a Label: This directive is not available in MASM. This is used to mention to the length of a data array or a string. MOV CX. LENGTH ARRAY This sta

Div-idiv-arithmetic instruction-microprocessor, DIV: Unsigned Division:- T...

DIV: Unsigned Division:- This instruction performs unsigned division operation. It divides an unsigned word or double word by a 16-bit or 8-bit operand. The dividend might be in t

Any project ideas plz, can any one help me in my project by using assembly ...

can any one help me in my project by using assembly language

Memory address decoding-microprocessor, Memory Address Decoding Binary ...

Memory Address Decoding Binary Decoders - Decoders have 2n-inputs and n outputs, each input combination results in a single output line contain a 1, and all other lines contain

Assignment, Write an assembly program that adds the elements in the odd ind...

Write an assembly program that adds the elements in the odd indices of the following array. Use LOOP. What is the final value in the register?

Read architecture:look aside cache-microprocessor, Read Architecture : Look...

Read Architecture : Look Aside Cache In "look aside" cache architecture the main memory is located conflictingthe system interface. Both the cache main memory sees a bus cycle

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd