General terms for cache-microprocessor, Assembly Language

Assignment Help:

General terms for Cache :

Cache Hits : When the cache consisted the information requested, the transaction is said to be a cache hit.

Cache Miss : When the cache does not have the information requested, the transaction is said to be a cache miss.

Cache consistency : Since cache is a photocopy of a small piece main memory, it is essential that the cache always reflects what is in main memory.

Snoop : When a cache is watching the address lines for transaction, this is known a snoop.  This function permit thecache to see if any transactions are accessing memory it contains within itself.

Snarf : When a cache takes the information from the data lines, the cache is command to have snarfed the data.   This function permits the cache to be updated and maintain consistency.

Snoop and snarf are the mechanisms the cache utilize to maintain consistency.

Dirty Data : When data is modified within cache but not in main memory, the data in cache is called "dirty data."

Stale Data : When data is modified in main memory but not in cache, the data in the cache is called stale data.

Cache Architecture : Caches have 2 characteristics, a write policy anda read architecture. "The write policy might be either"Write-Through."Or "Write-Back". The read architecture can be either "Look Aside" or "Look Through.


Related Discussions:- General terms for cache-microprocessor

Ocw-microprocessor, There are 3 kinds of OCWs. The command word OCWI is u...

There are 3 kinds of OCWs. The command word OCWI is utilized for masking the interrupt requests; when the mask bit corresponding to an interrupt request is value 1, then the requ

Assignment, Write an assembly program that adds the elements in the odd ind...

Write an assembly program that adds the elements in the odd indices of the following array. Use LOOP. What is the final value in the register?

Using straight line method for depreciation, Request a depreciation of the...

Request a depreciation of the item, year of purchase, cost of item, number of years to be depreciated (estimated life ) and,the method of depreciation . Method of depreciation sh

Hold response sequence-microprocesssor, Hold Response Sequence The HOLD...

Hold Response Sequence The HOLD pin is examined at leading edge of each clock pulse. If it is received active line by the processor before T4 of the earlier cycle/during the T1

Cache controller-microprocessor, Cache controller The cache controller ...

Cache controller The cache controller is the mind of the cache.  Its responsibilities include:  performing the  snarfs and snoops, updating the  TRAM  and SRAM and implementing

Label-assemblers directive-microprocessor, LABEL :   The Label directive...

LABEL :   The Label directive which is used to assign a name to the current content of the location counter. At the beginning of the assembly process, the assembler start a loca

DIV subroutine, I need a division subroutine. Asks for two inputs, then dis...

I need a division subroutine. Asks for two inputs, then displays the inputs and shows the answer with a remainder. Mine isnt displaying the inputs correctly.

Code, 1. Assembly code for the flow chart we did in the class about the sim...

1. Assembly code for the flow chart we did in the class about the simple I/O interface driver 2. Enhanced driver (flow chart and its assembly code) to cater for interruptions in th

English, how we can take permission

how we can take permission

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd