Functionality of hypethread processor, Computer Engineering

Assignment Help:

Hyper-threading works by duplicating those parts of processor which store architectural state but not duplicating main execution resources. This permits a Hyper-threading equipped processor to pretend to be two 'logical' processors to host operating system, allowing operating system to schedule 2 processed or threads concurrently. Where execution resources in a non-Hyper-threading capable processor aren't used by current task and particularly when processor is stalled a Hyper-threading equipped processor can use those execution resources to execute other scheduled task. 

Besides its performance implications, this innovation is transparent to Programs and operating systems. All that is needed to take advantage of Hyper-Threading is symmetric multiprocessing (SMP) support in operating system as logical processors emerge as standard separate processors.

Though it's likely to optimize operating system behaviour on Hyper-threading capable systems like Linux techniques explained in Kernel Traffic. E.g. consider an SMP system with two physical processors which are both Hyper-Threaded (for a total of four logical processors). If operating system's process scheduler is unaware of Hyper-threading it will treat all four processors similarly.

Consequently if just two processes are entitled to run it may decide to schedule those processes on two logical processors which happen to belong to one of the physical processors. So one CPU will be very busy while other CPU will be entirely idle, leading to poor overall performance. This can be avoided by improving scheduler to treat logical processors in a different way from physical processors; in a sense it's a limited form of scheduler changes which are needed for NUMA systems.


Related Discussions:- Functionality of hypethread processor

Optical storage - computer architecture, Optical storage - computer archite...

Optical storage - computer architecture: Optical storage, the distinctive Optical disc, stores information in deformities on the surface of a circular disc and reads this info

Explain about interrupt servicing routines, Q. Explain about Interrupt serv...

Q. Explain about Interrupt servicing routines? First the situation is to be checked as to why the interrupt has happened. That includes not only device but also why the device

Sms gateway application, The most important in the project are to develop a...

The most important in the project are to develop application: 1- Web Conference this will help both the jobseeker and employer to meet through web conference and follow the proc

What are the steps to design algorithm, What are the steps to design algori...

What are the steps to design algorithm? Formulate algorithm for each operation. Analysis specification tells what the operation does. The algorithm shows how it is done. The st

Unification, Unification: As just above this we have said that the rul...

Unification: As just above this we have said that the rules of inference for propositional logic detailed in the last lecture can also be required in first-order logic. Moreov

Explain the concept of switching, Question: (a) A computer network can...

Question: (a) A computer network can be a LAN or a WAN. Using appropriate diagrams and examples, explain what you understand by the term LAN. Your answer should also explain

How does the computer execute a program, Let's attempt to answer a fundamen...

Let's attempt to answer a fundamental question: 'How does the Computer execute a Program?' Let's describe this with the help of an example from higher level language domain. Pr

Computer graphics, what is boundary filling explain with example

what is boundary filling explain with example

State in brief about polymorphism, State in brief about Polymorphism C...

State in brief about Polymorphism Class hierarchy is the deciding feature in the case of more than one implementation of properties. An object oriented program to compute the

Accessing a cache - computer architecture, Accessing a Cache:  Direct ...

Accessing a Cache:  Direct mapping: (Block address) modulo (Number of cache block in the cache) The valid bit indicate whether an entry contain a valid address.

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd