Functionality of hyper thread processor, Computer Engineering

Assignment Help:

Hyper-threading works by duplicating those sections of processor that kept the architectural state-but not duplicates the main implementation resources. This allows a Hyper-threading equipped processor to pretend to be two "logical" processors to the host operating system, allowing the operating system to schedule two threads or processes concurrently. Where implementation resources in a non-Hyper-threading capable processor are not used by the present task, and mainly when the processor is stalled, a Hyper- threading equipped processor might use those implementation resources to implement the other scheduled task.

Except for its performance implications, this innovation is transparent to programs and operating systems. All that is needed to take advantage of Hyper-Threading is symmetric multiprocessing (SMP) support in the operating system, as the logical processors shows as standard separate processors.

Though, it is possible to optimize operating system behaviour on Hyper-threading capable systems, such as the Linux methods discussed in Kernel Traffic. For example, take an SMP system with two physical processors that are both Hyper-Threaded (for a total of four logical processors). If the operating system's process scheduler is unaware of Hyper-threading, it would treat all four processors likewise.

As a result, if only two processes are eligible to run, it may choose to schedule those processes on the two logical processors that occur to belong to one of the physical processors. Therefore, one CPU would be extremely busy while the other CPU would be completely idle, leading to bad overall performance. This problem can be keep away by improving the scheduler to treat logical processors differently from physical processors; in a sense, this is a limited form of the scheduler changes that are needed for NUMA systems.


Related Discussions:- Functionality of hyper thread processor

Define thread cancellation and target thread, Define thread cancellation & ...

Define thread cancellation & target thread.  The thread cancellation is the task of terminating a thread before it has done. A thread that is to be cancelled is often referred

Explain the characteristics of program interpretation model, Explain the ch...

Explain the characteristics of program interpretation model. The program interpretation model characteristics are: The source program is retained into the source form it

Managerial benefits, MANAGERIAL BENEFITS Implement integrated relia...

MANAGERIAL BENEFITS Implement integrated reliability engineering and product assurance program in all aspects of the product life-cycle, covering purchase, engineering, R&D

Cloud computing assignment, In the module on WSDL you were presented with t...

In the module on WSDL you were presented with the details of the WSDL service that receives a request for a stock market quote and returns the quote. The basic structure of a WSDL

Illustrate the basic structure of the von neumann machine, Illustrate the b...

Illustrate the basic structure of the von Neumann machine The following figure shows basic structure of the von Neumann machine. A von Neumann machine has only a single path be

Define side tone is essential in telephone communication, A certain amount ...

A certain amount of side tone is essential in telephone communication. Ans: It is true that a specific amount of side tone is necessary in telephone communication.

Ai applications, AI Applications Search is a crucial component of an AI...

AI Applications Search is a crucial component of an AI system, and the search functions are performed over large quantities of difficult structured data using unstructured inpu

What is debate - architecture, What is Debate Debate took place in the ...

What is Debate Debate took place in the 1980s and first half of the 1990s. It was resolved as RISC the winner since it allows more efficient pipelining, results in simpler hard

How many bits are required for a ladder d/a converter, How many bits are re...

How many bits are required at the input of a ladder D/A converter, if it is required to give a resolution of 5mV and if the full scale output is +5V. Find the %age resolution.

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd