Full resolution rule - artificial intelligence, Computer Engineering

Assignment Help:

Full Resolution Rule - Artificial intelligence:

Now that we know about unification, we can correctly describe the complete edition of resolution:

p1 ... pj ... pm,     q1 ...qk  ... qn

Subst(θ, p1 ... pj-1 pj+1 ...pm q1 ... qk-1  qk+1 ... qn)

Unify(pj, ¬qk) = θ

This solves literals pj and qk. Note that we get to add ¬ to qk to make it join with pj, so it is in fact pj which is the negative truthful here. The principal is more ordinary than first-order binary resolution in that it allows an arbitrary number of literals in every clause.  Moreover,  θ  is  the  most  common  unifier,  rather  than  an  arbitrary unifying replacement.

To use the principal in practice, we first take a couple of statements and convey them in CNF using the actions defined above. Then we look for two literals, pj and qk for which may search a substitution mu to combine pj and ¬qk. Then we have a disjunction of all the literals (in both sentences) except pj and qk. Finally, we use the substitution θ to the new disjunction to agree on what we have just inferred using resolution.

In the next lecture, we will look at how resolution theorem verification is put into act, counting some example proofs, some heuristics for improving its appearance and some applications.


Related Discussions:- Full resolution rule - artificial intelligence

System software, what can be the good projects for system software subject

what can be the good projects for system software subject

Explain 100 line exchange with selector finder, Explain 100 line exchange w...

Explain 100 line exchange with selector finder. Design: In place of 100 two-motion selectors as in the case of Design 3, suppose we consider only 24 two-motion selectors. Whe

Computer Graphics, Distinguish between uniform scaling differential scaling...

Distinguish between uniform scaling differential scaling

Interrupt handling - computer architecture, Interrupt handling: Handlin...

Interrupt handling: Handling Interrupts  Several  situations where the processor should avoid interrupt requests Interrupt-enable Interrupt-disable  Typical

Explain sr latch with nand gate, Explain SR Latch with NAND Gate? SR La...

Explain SR Latch with NAND Gate? SR Latch has two useful states: Set state, when output Q=1 and Q'=0. Reset state, when output Q=0 and Q'=1.Output Qand Q' are normally

Find 10s complement for decimal number, Q. Find 10's complement for decimal...

Q. Find 10's complement for decimal number? Adding 1 in 9's complement produces 10's complement. 10's complement of 0256 = 9743+1 = 9744. Please note on adding the number in

Determine about the verilog task, Determine about the Verilog Task - Ta...

Determine about the Verilog Task - Tasks are capable of enabling a function as well as enabling other versions of a Task. - Tasks also run with a zero simulation however the

What is the importance of hierarchy of operators, Bring out the importance ...

Bring out the importance of hierarchy of operators?  The operators  within  C are grouped  hierarchically according to their precedence(i.e., order of evaluation). Operations w

Dynamic programming, Given: • A sequence of n arrival times t0, t1, ..., ...

Given: • A sequence of n arrival times t0, t1, ..., tn-1, • a library of mlogically equivalent gates {(d0, c0), (d1, c1), ..., (dm-1,cm-1)} where d is delay and c is cost • a

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd