Full resolution rule - artificial intelligence, Computer Engineering

Assignment Help:

Full Resolution Rule - Artificial intelligence:

Now that we know about unification, we can correctly describe the complete edition of resolution:

p1 ... pj ... pm,     q1 ...qk  ... qn

Subst(θ, p1 ... pj-1 pj+1 ...pm q1 ... qk-1  qk+1 ... qn)

Unify(pj, ¬qk) = θ

This solves literals pj and qk. Note that we get to add ¬ to qk to make it join with pj, so it is in fact pj which is the negative truthful here. The principal is more ordinary than first-order binary resolution in that it allows an arbitrary number of literals in every clause.  Moreover,  θ  is  the  most  common  unifier,  rather  than  an  arbitrary unifying replacement.

To use the principal in practice, we first take a couple of statements and convey them in CNF using the actions defined above. Then we look for two literals, pj and qk for which may search a substitution mu to combine pj and ¬qk. Then we have a disjunction of all the literals (in both sentences) except pj and qk. Finally, we use the substitution θ to the new disjunction to agree on what we have just inferred using resolution.

In the next lecture, we will look at how resolution theorem verification is put into act, counting some example proofs, some heuristics for improving its appearance and some applications.


Related Discussions:- Full resolution rule - artificial intelligence

#MyLife, where should I work?

where should I work?

State the web server security through ssl, Web server security through SSL ...

Web server security through SSL (Secure Socket Layer) As it is well known that the Intranets and internet are purely based on use of powerful web servers to deliver information

Describe about data warehouse development life cycle, Data Warehousing 1....

Data Warehousing 1.  With necessary diagram, Describe about Data Warehouse Development Life Cycle. 2. Elucidate Metadata and what is its use in Data Warehouse Architecture?

Define cache line, Define cache line. Cache block is used to refer to a...

Define cache line. Cache block is used to refer to a set of contiguous address location of some size. Cache block is also referred to as cache line.

Dynamic address translation - computer architecture, Dynamic address transl...

Dynamic address translation :  If, when executing an instruction, a CPU fetches an instruction located at a specific virtual address, or fetches data from a particular virtual

Find the boolean expression for the logic circuit, Find the boolean express...

Find the boolean expression for the logic circuit shown below. Ans. Output of Gate-1 (NAND) = (AB)' Output of Gate-2 (NOR) = (A'+B)' Output of Gate-3 (NOR) = [(AB)' + (

Why should you use bugzilla?, Bugzilla can dramatically enhance the product...

Bugzilla can dramatically enhance the productivity and accountability of individual employees by giving a documented workflow and positive feedback for good performance.

What is access latency and rotation speed, Q. What is Access latency and Ro...

Q. What is Access latency and Rotation Speed? Access latency: A disk access basically moves the arm to selected cylinder and waits for rotational latency that may take less t

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd