For carry flag - conditional jumps , Electrical Engineering

Assignment Help:

For carry Flag

JC (  jump on  Carry ) and JNC (Jump  on No carry ) Instructions :

JC transfer the  execution of the  program to the  specified memory  address if  carry flag  is set ( CY - 1). The  instruction format is

                                                JC 16 - bit  memory address

JNC  transfer the execution of the  program  to the  specified  address if  carry flag is not  set or  reset ( CY = 0). The  instruction  format is

                                           JNC 16 bit  memory address

 


Related Discussions:- For carry flag - conditional jumps

Solutions of question bank needed urgent, Need answers of a question bank o...

Need answers of a question bank of power electronics . It is an assignment. Urgent

Show the enhancement of mosfet, Q. Show the Enhancement of MOSFET ? Her...

Q. Show the Enhancement of MOSFET ? Here also the slab of p type material called the substrate is provided. The substrate is connected to a source terminal. Many discrete devic

Thevenins theorem, advantages and disadvantages of thevenins theorem

advantages and disadvantages of thevenins theorem

Analyse the characteristics of a dc machine, Theoretical calculations T...

Theoretical calculations The characteristics of the d.c. machine you will be investigating are given on the last page of this part. Use 200V DC supply for both armature and fie

Effect of temperature on resistivity of conducting materials, Explain the e...

Explain the effect of temperature on the resistivity of conducting materials. The resistance of most metals rises with rise of temperature whereas that of semiconductors and el

Determine the minimum number of poles for the motor, Q. From a three-phase,...

Q. From a three-phase, 60-Hz system, through a motor-generator set consisting of two directly coupled synchronous machines, electric power is supplied to a three-phase, 50-Hz syste

States kirchoff''s voltage law, States Kirchoff's Voltage Law Kirchoff...

States Kirchoff's Voltage Law Kirchoff's Voltage Law (KVL) describes in any closed loop in a network, the algebraic sum Figure of the voltage drops (i.e. products of current

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd