First order predicate logic - artificial intelligence, Computer Engineering

Assignment Help:

First Order Predicate Logic :

This is a more expressive logic because it is mostly builds on propositional logic by allowing us to needs as constants, variables, predicates, functions and quantifiers in addition to the connectives we've already seen. For instance, in the sentence like: "Every Monday and Wednesday I go to John's house for dinner" can be written in first order predicate logic as:

∀X ((day_of_week(X, monday) ∨ day_of_week(X, wednesday))
→ (go_to(me, house_of(john)) ^ eat_meal(me, dinner))).

Hence there, the symbols monday, wednesday, me, dinner and john are all constants: base-level objects in the world about that we want to talk. There is the symbols of day_of_week, go_to and eat_meal are predicates that is represent relationships between the arguments that can be appear inside the brackets. For example we see that in eat_meal the relationship justify that a person's first argument eats a particular meal (second argument). Moreover, we have represented the fact in which me eats dinner. The symbol X is a variable, that can take on a range of values. This enables us to be much more expressive, and in particular, we can just quantify X with the 'for all' ∀ symbol, so that our sentence of predicate logic talks about all possible X's. And finally, the symbol of house_of is a function, and - if we can - we are just expected to swap house_of(john) with the output of the function (john's house) given the input to the function (john).

The syntax and semantics both are predicate of logic and they are covered in much more detail as part of the lectures on automated reasoning.

 


Related Discussions:- First order predicate logic - artificial intelligence

Handling a page in memory - computer architecture, Handling a Page: ...

Handling a Page: Typical page size today are 4 kb to 16 kb ,having tendency to use even larger page sized Organization that reduce the page fault rate are striking (comp

What is task identifier, Q. What is task identifier? Each and every PVM...

Q. What is task identifier? Each and every PVM task is uniquely recognized by an integer known as task identifier (TID) assigned by local pvmd. Messages are received from and s

Eliminating data hazards - computer architecture, Eliminating data hazards:...

Eliminating data hazards: Forwarding NOTE: In the following instance, computed values are in bold, whereas Register numbers are not. Forwarding involves adding output

Analysts in telecommunications area, Q. Analysts in Telecommunications area...

Q. Analysts in Telecommunications area? Here computer networks which play a critical role in success of any business are designed, implemented and managed. Here Network analyst

Nor gate, The NOR gate. The NOR gate is equivalent to an OR gate follow...

The NOR gate. The NOR gate is equivalent to an OR gate followed by a NOT gate so that the output is at logic level 0 when any of the inputs are high otherwise it is at logic le

Limitations of execution of instructions, Q. Limitations of execution of in...

Q. Limitations of execution of instructions? 1. Size of memory shown in 16 words while instruction is capable of addressing 210 =1 K words of Memory. However why 210 since 10 b

What is core dump, Raises when accessing an unassigned memory location acce...

Raises when accessing an unassigned memory location accessing a null pointer

Characteristics of storage - computer architecture, Characteristics of comp...

Characteristics of computer storage: Storage technologies at all of levels of the storage hierarchy may be distinguished by evaluating particular core characteristics and alon

What is imprecise and precise exception, What is imprecise and precise exce...

What is imprecise and precise exception? Situation in which one or more of the succeeding instructions have been implemented to completion is known as imprecise exception. Situ

What is index register, What is index register? In index mode the effec...

What is index register? In index mode the effective address of the operand is formed by adding a constant value to the contents of a register. The register used might be either

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd