Already have an account? Get multiple benefits of using own account!
Login in your account..!
Remember me
Don't have an account? Create your account in less than a minutes,
Forgot password? how can I recover my password now!
Enter right registered email to receive password!
Find the boolean expression for the logic circuit shown below.
Ans. Output of Gate-1 (NAND) = (AB)'
Output of Gate-2 (NOR) = (A'+B)'Output of Gate-3 (NOR) = [(AB)' + (A'+B)']'
Here applying the De-Morgans law, (X+Y)' = X'Y'and (XY)' = (X'+Y') [(AB)' + (A'+B)']' = [(AB)']' [(A'+B)']'= (AB) (A'+B)= AA'B + ABB= ABB= AB.
Signalling transfer point (STP) exist in (A) Strowger exchange (B) SS7 (C) Local area network (D) PABX Ans: STP that is stand f
What is the difference between field-group header and other field groups? The header field group is a particular field group for the sort criteria. The system automatically p
Consider the data with categorical predictor x 1 = { green or red } and numerical predictor x 2 and the class variable y shown in the following table. The weights for a round
Define Compilers with High Level Programming Language? All high-level programming language (except strictly interpretive languages) comes with a compiler. Effectively the compi
State about the Internet services Internet services are provided automatically, in many other implementations the certificate is stored on a separate database or token such as
Q. Explain about Merge sort circuit? First split the given sequence of n numbers in two parts every part comprising of n/2 numbers. Afterwards recursively divide the sequence i
Q. Executing a parallel algorithm? Multiple processors need synchronization with one another when executing a parallel algorithm. So task which is running on processor X may ha
Q. What do you mean by Shared Memory? In shared memory scheme more focus is on controlling parallelism instead of data parallelism. In this model numerous processes run indepen
Explain CMOS Inverter with the help of a neat circuit diagram. Ans: CMOS Inverter: The fundamental CMOS logic circuit is an inverter demonstrated in Fig.(a). For above
What is hit? A successful access to data in cache memory is known as hit. Normal 0 false false false EN-IN X-NONE X-NONE
Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!
whatsapp: +91-977-207-8620
Phone: +91-977-207-8620
Email: [email protected]
All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd