Already have an account? Get multiple benefits of using own account!
Login in your account..!
Remember me
Don't have an account? Create your account in less than a minutes,
Forgot password? how can I recover my password now!
Enter right registered email to receive password!
Factors Contributing To High Technical Losses
Power distribution systems in developing countries have faced a phenomenal and rapid growth within the last two decades. Although the losses in EHV network are commonly about 4%-5%, bulk of the losses occurs in the Sub-Transmission and Distribution system. We now elaborate the main factors in which contribute to high technical losses.
Factors Contributing to High Technical Losses
1. Weak and inadequate system because of low investments in the system.
2. Large-scale rural electrification.
3. Ad-hoc expansion of the system without scientific planning.
4. Various transformation stages.
5. Low power factor.
6. Low quality of equipment, poor construction and inadequate maintenance of equipment.
7. Improper load management.
8. Distribution transformers not located at Load centre.
Q. The equations for a two-port network are given by V 1 = z 11 I 1 + z 12 I 2 0 = z 21 I 1 + (z 22 + Z L )I 2 V 2 = - I 2 Z L (a) Satisfying the equations, dev
Q. For a p-channel JFET in its active region, specify the polarities of voltages and the directions of conventional currents.
Explain the terms: valence band, conduction band, valence electrons, and energy gap with the help of suitable diagrams. Valence Electrons: The electrons in the outermost orbi
Q. The 50-turn coil in the configuration of Figure is rotated at a constant speed of 300 r/min. The axis of rotation is perpendicular to a uniform magnetic flux density of 0.1 T. T
what is the digital logic circuit for binary divider?
Q. What do you mean by Dearness Allowance? Ans: Dearness Allowance is in the type of compensation for Established increase in the cost of living and comprised of Dearness All
color coding
varification of ohm''s law
Explain and drive the expression for fixed bias and potential divider.
Q. Using a minimum number of NAND gates, realize the following Boolean expression: F(A,B,C) = ∑ mi (0, 3, 4, 5, 7).
Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!
whatsapp: +91-977-207-8620
Phone: +91-977-207-8620
Email: [email protected]
All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd