Extrinsic material, Electrical Engineering

Assignment Help:

Extrinsic Material

  • In addition to thermally generated carriers, it is possible to create carriers in the semiconductor by purposely introducing impurities into the crystal => doping.
  • Most common technique for varying the conductivity of semiconductors.
  • By doping, the crystal can be made to have predominantly electrons (n-type) or holes (p- type).
  • When a crystal is doped such that the equilibrium concentrations of electrons (n0) and holes (p0) are different from the intrinsic carrier concentration (ni), the material is said to be extrinsic.
  • Doping creates additional levels within the band gap.
  • In Si, column V elements of the periodic table (e.g., P, As, Sb) introduce energy levels very near (commonly 0.03-0.06 eV) the conduction band.
  • At 0 K, these levels are filled with electrons, and very little thermal energy (50 K to 100 K) is required for these electrons to get excited to the conduction band.
  • Since these levels donate electrons to the conduction band, they are referred to as the donor levels.
  • Thus, Si doped with donor impurities can have a significant number of electrons in the conduction band even when the temperature is not sufficiently high enough for the intrinsic carriers to dominate, i.e., n0>> ni, p0 => n-type material, with electrons as majority carriers and holes as minority carriers.
  • In Si, column III elements of the periodic table (for example, B, Al, Ga, In) introduce energy levels very near (commonly 0.03-0.06 eV) the valence band.
  • At 0 K, these levels are empty, and very little thermal energy (50 K to 100 K) is required for electrons in the valence band to get excited to these levels, and leave behind holes in the valence band.
  • Since these levels accept electrons from the valence band, they are referred to as the acceptor levels.
  • Thus, Si doped with acceptor impurities can have a significant number of holes in the valence band even at a very low temperature, i.e., p0>> ni, n0 =>, p-type material, along with holes as majority carriers and electrons as minority carriers.
  • The extra electron for column V elements is loosely bound and it can be liberated very Easily => ionization; thus, it is free to participate in current conduction.
  • Similarly, column III elements create holes in the valence band, and they can also participate in current conduction.
  • Rough calculation of the ionization energy can be made based on the Bohr's model for H2 atoms, considering the loosely bound electron orbiting around the tightly bound core electrons. Thus,

    1536_Extrinsic Material.png

Where εr is the relative permittivity of Si.


Related Discussions:- Extrinsic material

Case 2 a>b - program description, Case 2 ( A>B) Suppose XX = 05H ( stor...

Case 2 ( A>B) Suppose XX = 05H ( stored  in A ) And  YY = 02H ( stored  in B). Then carry  flag will  reset by CMP instruction, since  A> B in this  case JNC  will transfer the

Number of holes in valence band, Number of holes in valence band: Der...

Number of holes in valence band: Derive the expression for number of holes in valence band and Fermi level in an intrinsic semiconductor. (b) By that percentage does the

Explain the third group of 32 ascii character, Explain the Third Group of 3...

Explain the Third Group of 32 ASCII Character? The third group of 32 ASCII characters is set aside for the upper case alphabetic characters. The ASCII codes for the characters

Find load resistance and voltage, Q. Find load resistance and voltage? ...

Q. Find load resistance and voltage? Let the amplifier block be connected to a current source at the input terminals, as shown in Figure(a), and to a load resistance R L at it

Determine the required voltage at the high-voltage terminals, Q. A 20-kVA, ...

Q. A 20-kVA, 2200:220-V, 60-Hz, single-phase transformer has these parameters: Resistance of the 2200-V winding R1 = 2.50  Resistance of the 220-V winding R2 = 0.03  Lea

Working with various instructions using debug, The purpose of this experime...

The purpose of this experiment is to introduce you to a powerful 80x86 assembly/machine language utility called DEBUG. Preparing Your DEBUG Environment If you have an older

Find the expression for the no-load speeds, Q For a three-phase, fully cont...

Q For a three-phase, fully controlled, recti?er-fed, separately excited dc motor, corresponding to ideal no-load operation, find the expression for the no-load speeds. Comment on w

Metal oxide field effect transistor, Metal Oxide Field Effect Transistor ...

Metal Oxide Field Effect Transistor The metal-oxide-semiconductor field-effect transistor (MOSFET/MOS-FET/MOS FET) is a device employed for amplifying or for switching electr

Lift interface circuitry, Draw the circuit diagram for  the  connections to...

Draw the circuit diagram for  the  connections to the EPROM and  just one RAM device  as defined  in  the memory map in question  3. You must show all the connections required to o

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd