External communication interfaces, Computer Engineering

Assignment Help:

External interface is interface between I/O interface and peripheral devices. Interface can be characterised into 2 main categories: (a) parallel interface and (b) serial interface.

In parallel interface multiple bits can be moved concurrently. Parallel interface is generally used for high-speed peripherals like tapes and disks. Dialogues which occur across interface include exchange of control information and data.

In serial interface just one line is used to transmit data so just one bit is transferred at a time. Serial printers are used for serial printers and terminals. With a fresh generation of high-speed serial interfaces so parallel interfaces are becoming less common.

In both cases I/O interface should engage in a dialogue with peripheral. Dialogue for a write or read operation is as follows:

  • A control signal is transmitted by I/O interface to peripheral requesting permission to send (for write) or receive (for read) data.
  • Peripheral acknowledges request.
  • Data are transferred from I/O interface to peripheral (write) or from peripheral to I/O interface (read).
  • Peripheral admits receipt of data.

Connection between an I/O interface in a computer system and external devices can be either P2P or multipoint. A P2P (point-to-point) interface provides a dedicated line between I/O interface and external device. For illustration keyboard, printer and external modems are point-to-point links. The most ordinary serial interfaces are RS-232C and EIA-232. 

Multipoint external interface used to support external mass storage devices (like disk and tape drives) and multimedia devices (like CD-ROM, video, audio).


Related Discussions:- External communication interfaces

Contraposition, Contraposition : The contraposition equivalence is as ...

Contraposition : The contraposition equivalence is as follows:  So it may seem a small strange at first, this means that it appears which we have said nothing in the f

Network message transfer, Consider a network message transfer among a sourc...

Consider a network message transfer among a source S and a destination D by 3 routers R1, R2 and R3 as given below:-               S -------- R1 --------- R2 --------- R3 ---

Hidden input, Yet another type of input is HIDDEN input. A HIDDEN in...

Yet another type of input is HIDDEN input. A HIDDEN input is a value/name pair which is returned to you but doesn

How to maintain lists, How to maintain lists? To return from a high li...

How to maintain lists? To return from a high list level to the next-lower level (SY-LSIND), the user chooses back on a secondary list.  The system then gives the currently dis

What is processor time of a program, What is processor time of a program? ...

What is processor time of a program? The periods during which the processor is active is known as processor time of a program it depends on the hardware included in the executi

Explain both absolute addressing and implied addressing, Absolute addressin...

Absolute addressing and  Implied addressing A fixed address is specified and also called as direct addressing. The location of data is implied by instruction itself, so no

What is component diagrams in uml, A component diagram is mainly useful wit...

A component diagram is mainly useful with teams of larger size. UML components are great to perform architectural landscape for an exact system. The component diagram permits to mo

How do the registers help in instruction execution, Q. How do the registers...

Q. How do the registers help in instruction execution? We will discuss this in following steps: Step 1: First step of instruction execution is to fetch instruction which

State the example of begin end, State the Example of begin end module s...

State the Example of begin end module sequential(); reg a; initial begin $monitor ("‰g a = ‰b", $time, a); #10 a = 0; #11 a = 1; #12 a = 0; #13 a = 1; #

Xor gate, The XOR gate. The exclusive OR or XOR gate is similar to a tw...

The XOR gate. The exclusive OR or XOR gate is similar to a two input OR gate. The output of an XOR gate is logic 1 only when one input or the other input is high and is 0 when

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd