Explains the various levels of parallel processing, Computer Engineering

Assignment Help:

Levels of parallel processing

We could have parallel processing at four levels.

i)  Instruction Level: Most processors have numerous execution units and can execute numerous instructions (usually machine level) at the similar time. Good compilers can reorder instructions to capitalize on instruction throughput. Often the processor can do itself. Modern processors even parallelize implementation of micro-steps of instructions within the same tube.

ii)  Loop Level: Here, repeated loop iterations are candidates for parallel execution. Moreover, information between subsequent iterations may restrict parallel execution of orders at loop level. There is a lot of capacity for parallel execution at loop level.

iii) Procedure Level: Here parallelism is existing in the form of parallel executable measures. Here is the design of the algorithm plays a crucial role. For example each line in Java can be spawned to run a method or function.

iv) Program Level: This is usually the dependability of the OS, which runs processes concurrently. Different programs are apparently independent of each other. So parallelism can be removed by the operating system at this level.

 

 


Related Discussions:- Explains the various levels of parallel processing

What is a manifest, What is a Manifest?  An assembly manifest contains...

What is a Manifest?  An assembly manifest contains all the metadata required to specify the assembly's version requirements and security identity, and all metadata required to

What is canonical and standard forms, Q.What is Canonical and Standard Form...

Q.What is Canonical and Standard Forms? An algebraic expression can express in two forms: i) Sum of Products   (SOP) for example (A . B¯) + (A¯ . B¯)            ii) Produ

What are the steps in multiplication algorithm, What are the steps in multi...

What are the steps in multiplication algorithm?   Check for zeros.   Multiply mantissas   Add the exponents.   Normalize the product.

Design issues, Design issues:  To complete the maximum processor utilizatio...

Design issues:  To complete the maximum processor utilization in a multithreaded architecture, the following design issues have to be addressed: Context Switching time: S

QUELING SYTEM , SHOW THAT AVERAGE NUMBER OF UNIT IN A (M/M/1) QUELING SYTEM...

SHOW THAT AVERAGE NUMBER OF UNIT IN A (M/M/1) QUELING SYTEM IS EQUAL TO P/(1-p). NOTE:P=ROW

Execution of micro-program, The micro-instruction cycle can comprises two b...

The micro-instruction cycle can comprises two basic cycles: the fetch and execute. Here in the fetch cycle address of micro-instruction is produced and this micro-instruction is pu

Explain about api s of olap, Microsoft in the late 1997 introduced a standa...

Microsoft in the late 1997 introduced a standard API called as OLE DB. After which XML was used for analysis specification and this specification was largely used by a lot of vendo

Explain the uses of arithmetic processor, Explain the uses of arithmetic pr...

Explain the uses of arithmetic processor A processor has arithmetic processor (as a sub part of it) which executes arithmetic operations.  The data  type,  assumed  to  reside

Why stored program control gains superiority over hard wired, In what way i...

In what way is stored program control superior to hard wired control? The SPC gains superiority over hard wired because of following points: SP C Ha

States the term ip addresses, States the term IP addresses? IP address ...

States the term IP addresses? IP address considers to the name of a computer onto a network, as the Internet. a. An Identifier for a device or computer onto a TCP/IP network

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd