Already have an account? Get multiple benefits of using own account!
Login in your account..!
Remember me
Don't have an account? Create your account in less than a minutes,
Forgot password? how can I recover my password now!
Enter right registered email to receive password!
Levels of parallel processing
We could have parallel processing at four levels.
i) Instruction Level: Most processors have numerous execution units and can execute numerous instructions (usually machine level) at the similar time. Good compilers can reorder instructions to capitalize on instruction throughput. Often the processor can do itself. Modern processors even parallelize implementation of micro-steps of instructions within the same tube.
ii) Loop Level: Here, repeated loop iterations are candidates for parallel execution. Moreover, information between subsequent iterations may restrict parallel execution of orders at loop level. There is a lot of capacity for parallel execution at loop level.
iii) Procedure Level: Here parallelism is existing in the form of parallel executable measures. Here is the design of the algorithm plays a crucial role. For example each line in Java can be spawned to run a method or function.
iv) Program Level: This is usually the dependability of the OS, which runs processes concurrently. Different programs are apparently independent of each other. So parallelism can be removed by the operating system at this level.
Give difference between top down parsing and bottom up parsing. Top down parsing: Specified an input string, top down parsing tries to derive a string identical to this by s
Q. How is an instruction represented? Instruction is signified as a sequence of bits. A layout of an instruction is called as instruction format. Instruction formats are princi
Associative Memory Organisations The associative memory is organised in w words with b bits per word. In w x b array, every bit is known a cell. Each cell is made up of a flip-
Multiple providers of libraries may use common global identifiers causing a name collision when an application tries to link with two or more such libraries. The namespace feature
Determine the salient features of a parallel programmable interface, 8255. 24 I/O lines in 3 8-bit port groups - A, B, C A, B can be 8-bit input or output ports C
Q. VLSI Implementation of Control Unit? A main potential advantage of RISC is VLSI implementation of microprocessor. VLSI Technology has decreased the delays of transfer of inf
CMOS circuits are extensively used for ON-chip computers mainly because of their extremely ? Ans. Since CMOS circuits have large packing density, so these are extensively use
Define pipeline speedup. S(m)=T(l)/T(m) Where T(m) is the execution time for some target workload on an m-stage pipeline. T(l) is the execution time for some workload an
Determine the advantages of sixth generation computers One of the major dramatic changes in sixth generation will be the explosive growth of wide area networking. Network bandw
Compare the architecture of SS7 with seven-layer OSI architecture The relationship among these levels and the layers of the OSI model is demonstrated in figure. The user part i
Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!
whatsapp: +91-977-207-8620
Phone: +91-977-207-8620
Email: [email protected]
All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd