Explains the various levels of parallel processing, Computer Engineering

Assignment Help:

Levels of parallel processing

We could have parallel processing at four levels.

i)  Instruction Level: Most processors have numerous execution units and can execute numerous instructions (usually machine level) at the similar time. Good compilers can reorder instructions to capitalize on instruction throughput. Often the processor can do itself. Modern processors even parallelize implementation of micro-steps of instructions within the same tube.

ii)  Loop Level: Here, repeated loop iterations are candidates for parallel execution. Moreover, information between subsequent iterations may restrict parallel execution of orders at loop level. There is a lot of capacity for parallel execution at loop level.

iii) Procedure Level: Here parallelism is existing in the form of parallel executable measures. Here is the design of the algorithm plays a crucial role. For example each line in Java can be spawned to run a method or function.

iv) Program Level: This is usually the dependability of the OS, which runs processes concurrently. Different programs are apparently independent of each other. So parallelism can be removed by the operating system at this level.

 

 


Related Discussions:- Explains the various levels of parallel processing

Illustrate about 8259, Illustrate about 8259 8259A adds 8 vectored pri...

Illustrate about 8259 8259A adds 8 vectored priority encoded interrupts to the microprocessor. We can expand it to 64 interrupt requests by using one master 8259A and 8 slave

Design a simple digital clock., Use a timer interrupt to design a easy digi...

Use a timer interrupt to design a easy digital clock.  This clock will count only minutes and seconds, and start at 00:00 every time your program starts.  The show on the screen sh

Classify scheduler, Classify Scheduler. Scheduler is a kernel function ...

Classify Scheduler. Scheduler is a kernel function decide which method  be  thought to be implemented by the processor: the scheduler scans the list of processes in the ready s

Define memory address map, Define memory address map? Addressing of mem...

Define memory address map? Addressing of memory can be established by means of a table that specifies the memory address assigned to each chip. The tables, known as memory addr

Determine any three restrictions that apply to class members, a. Determine ...

a. Determine any three restrictions that apply to class members. b. Is it possible for single class to be a friend of another class? Illustrate this using a suitable C++ program

Hazard in pipeline - computer architecture, Hazard in pipeline - computer a...

Hazard in pipeline - computer architecture: A hazard in pipeline .-removing a hazard frequently need that some instructions in the pipeline to be permitted to proceed as othe

What are the ways to truncate guard bits, What are the ways to truncate gua...

What are the ways to truncate guard bits? 1. Chopping 2. Von Neumann rounding 3. Rounding procedure.

When can we see layer groups in gimp, Sometimes it is nice to place layers ...

Sometimes it is nice to place layers in groups. It makes them simple to organize when you have lots of them. It also means you can simply apply the similar effect to lots of layers

#chemistry, Please explain the construction and working of calomel electrod...

Please explain the construction and working of calomel electrode..

What do you understand by work flow automation, What do you understand by w...

What do you understand by work flow automation? Work Flow Automation: Organizations often standardize processes over the organization and encourage users to adopt them. Ev

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd