Explain why the ROM is a volatile memory, Computer Engineering

Assignment Help:

Is the ROM a volatile memory? Explain

Ans.

No, ROM is a Non-Volatile memory. Programming of ROM includes making of the needed  interconnections at  the time of fabrication and  thus, its contents are uninfluenced, even still the power is OFF. Therefore, this is a Non-Volatile Memory.


Related Discussions:- Explain why the ROM is a volatile memory

Scope of expert system, The scope of the experts system is very limite...

The scope of the experts system is very limited. It cannot work outside the field it is being used. The users knowledge is required to adjust to new situation. To reduce

What is macro call, What is macro call? Explain. Macro call: While a...

What is macro call? Explain. Macro call: While a macro name is used along with a set of actual parameters this is replaced through a code generated from its body. Such code

Explain the importance of computer architecture, Explain the importance of ...

Explain the importance of computer architecture Studying the architecture implies working on machine language programs. However, this isn't practical when we design a computer

What is a linked list, What is a linked list? Linked list: A linked l...

What is a linked list? Linked list: A linked list is a self referential structure which having a member field that point to the similar structure type. In simple term, a link

What is an adaptor class or wrapper class in c++, A class that has no funct...

A class that has no functionality of its own is an Adaptor class in C++. Its member functions hide the use of a third party software component or an object with the non-compatible

Explain ps-2 connector, PS/2 connector (PS/2 keyboards): These were int...

PS/2 connector (PS/2 keyboards): These were introduced with IBM's PS/2 computers and therefore are known as PS/2 connectors.  They have 6-pins but actually their wiring is just

Why a function should have at least one input, Why a function should have a...

Why a function should have at least one input? There is no strong reason for this in verilog. I think this restriction isn't removed fin SystemVerilog. Some requirements where

Illustrate the full form of ooa, Illustrate the Full form of OOA OOA vi...

Illustrate the Full form of OOA OOA views the world as objects consist of data structures and events that trigger operations and behaviours, for object behaviour changes. The b

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd