Explain why the ROM is a volatile memory, Computer Engineering

Assignment Help:

Is the ROM a volatile memory? Explain

Ans.

No, ROM is a Non-Volatile memory. Programming of ROM includes making of the needed  interconnections at  the time of fabrication and  thus, its contents are uninfluenced, even still the power is OFF. Therefore, this is a Non-Volatile Memory.


Related Discussions:- Explain why the ROM is a volatile memory

System engineering hierarcy, develop system engineering hirarcy for public ...

develop system engineering hirarcy for public health care?

Describe briefly how firewalls prevent network, Describe briefly how firewa...

Describe briefly how firewalls prevent network. A firewall is only a program or hardware device which filters the information coming via the Internet connection within your pr

In 8085 which is called as high order / low order register, Flag is known a...

Flag is known as Low order register & Accumulator is known as High order Register.

Determine the output of SR flip flop when S=1 and R=0, The output of SR fli...

The output of SR flip flop when S=1, R=0 is ? Ans. When for the SR flip-flop S=set i/p R=reset i/p, as S=1, R=0, Flip-flop will be set means output will be one.

Why should you use bugzilla?, Bugzilla can dramatically enhance the product...

Bugzilla can dramatically enhance the productivity and accountability of individual employees by giving a documented workflow and positive feedback for good performance.

Meaning of convergence regarding e-commerce, What does the term convergence...

What does the term convergence mean regarding E-commerce? Convergence regarding e-commerce: The capability to leverage and integrate the different data sources and proces

How can common bus system be constructed, How can common bus system be cons...

How can common bus system be constructed A common bus system could be constructed using multiplexers. These multiplexers select source register whose binary information is then

Define interrupts and instruction cycle, Q. Define Interrupts and Instructi...

Q. Define Interrupts and Instruction Cycle? Let's precise the interrupt process, on the event of an interrupt, an interrupt request (in form of a signal) is concerned to CPU. T

What is sap luw or update transaction, What is SAP LUW or Update Transactio...

What is SAP LUW or Update Transaction? Update transaction (or "SAP LUW") This is a set of updates terminated by an ABAP/4 commit.  A SAP LUW may last much longer than a data

Structured analysis and design approach, Q. Structured Analysis and Design ...

Q. Structured Analysis and Design Approach? The objective of structured system analysis and design is to reduce maintenance time as well as effort. Modeling is the act of drawi

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd