Explain what logic gets synthesized , Computer Engineering

Assignment Help:

What logic gets synthesized when I use an integer instead of a reg variable as a storage element? Is use of integer recommended?

An  integer  can  take  place  of  a  reg  as  a  storage  element.  An instance to illustrate  this  is  as follows:

658_reg variable.png

 

In  this  example,  variable  int_tmp  is  defined  as  an  integer,  rather than reg  that  it  would normally be (the reg declaration is commented in the instance for illustration). Note that, although default  width  of  the  integer  declaration  is  32  bits,  final  result  of  the  int_tmp  registers synthesis  yield  is  only  4  bits.  This  is  since the  optimiser  in  the  synthesis  tool  removes  the unnecessary higher order bits, in order to minimize the area.

Even though  the  use  of  integer  as  shown  above  is  a  legal  construct,  it's  not  recommended  for  the synthesis of storage elements.

 

 


Related Discussions:- Explain what logic gets synthesized

A subroutine can be terminated unconditionally using exit, A subroutine can...

A subroutine can be terminated unconditionally using EXIT. True.

Which class used for multicasting in ip addressing scheme, In IP addressing...

In IP addressing scheme, class used for multicasting is: A class used for multicasting in IP addressing scheme is class D.

Explain the term - rational rose and visio 2000 enterprise, Explain the ter...

Explain the term - Rational Rose and Visio 2000 Enterprise Rational Rose: IBM Rational RequisitePro is a powerful and easy-to-use tool for use case management and requirement

Creation deductive inferences, Creation Deductive Inferences : Here we...

Creation Deductive Inferences : Here we have shown how knowledge can be represented in first-order logic or how rule-based expert systems expressed in logic can be constructed

What is meant by super scalar processor, What is meant by super scalar proc...

What is meant by super scalar processor?  Super scalar processors are designed to exploit more instruction level parallelism in user programs. This means that multiple function

Explain about variable-length of instructions, Q. Explain about Variable-Le...

Q. Explain about Variable-Length of Instructions? With the better understanding of computer instruction sets designers developed the idea of having a range of instruction forma

List the allowed register pairs of 8085, List the allowed register pairs of...

List the allowed register pairs of 8085. B-C register pair D-E register pair H-L register pair

Design a half adder, Q. Design a half adder? In half adder inputs are: ...

Q. Design a half adder? In half adder inputs are: The augend let's say 'x' and addend 'y' bits. The outputs are sum 'S' and carry 'C' bits. Logical relationship betwee

How do you debug a loadrunner script, VuGen have two options to help debug ...

VuGen have two options to help debug Vuser scripts-the Run Step by Step command and breakpoints. The Debug settings in the Options dialog box permit us to verify the extent of the

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd