Explain what logic gets synthesized , Computer Engineering

Assignment Help:

What logic gets synthesized when I use an integer instead of a reg variable as a storage element? Is use of integer recommended?

An  integer  can  take  place  of  a  reg  as  a  storage  element.  An instance to illustrate  this  is  as follows:

658_reg variable.png

 

In  this  example,  variable  int_tmp  is  defined  as  an  integer,  rather than reg  that  it  would normally be (the reg declaration is commented in the instance for illustration). Note that, although default  width  of  the  integer  declaration  is  32  bits,  final  result  of  the  int_tmp  registers synthesis  yield  is  only  4  bits.  This  is  since the  optimiser  in  the  synthesis  tool  removes  the unnecessary higher order bits, in order to minimize the area.

Even though  the  use  of  integer  as  shown  above  is  a  legal  construct,  it's  not  recommended  for  the synthesis of storage elements.

 

 


Related Discussions:- Explain what logic gets synthesized

What is computer virus, What is computer virus?  A  computer  virus  is...

What is computer virus?  A  computer  virus  is  a  computer  program  that  is  designed  to  spread  itself between   computers.   Computer virus are inactive when standing a

What is demand paging, What is major difference between the Historic Unix a...

What is major difference between the Historic Unix and the new BSD release of Unix System V in terms of Memory Management? Historic Unix uses Swapping - Whole process is tran

Algorithm of non-repudiation designing e-cash based system, Give a suitable...

Give a suitable algorithm of non-repudiation in designing e-cash based system. The algorithm of non-repudiation in designing e-cash based system is as illustrated below: Ke

Why a function canot have delays, Why a function canot have delays? How...

Why a function canot have delays? However in Open Vera, delays are allowed in function. A function returns a value and hence can be used as a part of any expression. This doesn

What is bus arbitration, What is bus arbitration? It is method by which...

What is bus arbitration? It is method by which the next device to become the bus master is selected and bus mastership is transferred to it. There are two ways for doing this:

ERP, Benefits of implementing ERP

Benefits of implementing ERP

What is the significance of nonactionattribute, In general, all public proc...

In general, all public processes of a controller class are treated as action processes. If you require prevent this default behaviour, just decorate the public process with NonActi

Define the pulse-triggered (master-slave) flip-flops, Define the Pulse-Trig...

Define the Pulse-Triggered (Master-Slave) Flip-flops? The term pulse-triggered signify that data are entered into the flip-flop on the rising edge of the clock pulse, though th

The statement vline is used to insert vertical lines, Like ULINE the statem...

Like ULINE the statement VLINE is used to insert vertical lines. No , Vline is not used to insert vertical lines.

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd