Already have an account? Get multiple benefits of using own account!
Login in your account..!
Remember me
Don't have an account? Create your account in less than a minutes,
Forgot password? how can I recover my password now!
Enter right registered email to receive password!
Explain time multiplexed space switching? With a neat diagram illustrate its operation.
Ans:
Time division switches where an outlet or an inlet corresponded to a single subscriber line with one speech sample appearing every 125 µs on the line. Such switches are used in local exchanges. We now consider switches which are essential in transit exchanges. Here inlets and outlets are trunks that carry time division multiplexed data streams. We call these switches time multiplexed switches. A time multiplexed time division space switch is displayed in Figure. There are N incoming trunks and N outgoing trunks, each one carrying a time division multiplexed stream of M samples per frame. Every frame is of 125-µs time duration. In one frame time, a total of MN speech samples have to be switched. One sample duration, 125/M microseconds, is generally referred to as a time slot. In one time slot, N samples are switched. Figureillustrates an output-controlled switch. Output is cyclically scanned. There is a 1-to-M relationship between outlets and control memory locations, it implies that there are M locations in the control memory corresponding to each outlet.
Control memory has MN words. If we view control memory as M blocks of N words each, a location address can be specified in a two dimensional form (i,j)where i is the block address and j is the word within the block. We have 1< i
(a) Design a passive high pass filter that has a maximally flat response with a 50 Ω resistive load. Assume that the cut-off frequency is 40 kHz and that at a frequency of 25 kHz,
determine mimimum SOP for the following swiching funcion using K-map: F(x1,x2,x3,x4)=Summationof m(4,6,8,10,11,12,15)+DC(3,5,7,9)
assembly language program for finding largest number from a given array of 8 bit numbers
Transfer Characteristics The transfer characteristics of power MOSFET transfer characteristic shown the variation of ID with V GS denote the drain current with shorted
limitations of thevinin''s theorem
(a) Design a 6-bit R-2 R ladder D/A converter. (b) For V ref = 10 V, find the maximum output voltage. (c) Determine the output voltage increment. (d) If the output voltag
Considering the TTL NAND gate circuit of Figure, with one or more inputs low, show that the output will be high.
why Vout begins to decrease ...
Q. Draw the various characterstics of a DC shunt generator and explain critical resistance. Sol. Following are three most important characterstics or curves of a d.
design ic 723 regulator
Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!
whatsapp: +91-977-207-8620
Phone: +91-977-207-8620
Email: [email protected]
All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd