Already have an account? Get multiple benefits of using own account!
Login in your account..!
Remember me
Don't have an account? Create your account in less than a minutes,
Forgot password? how can I recover my password now!
Enter right registered email to receive password!
Explain time multiplexed space switching? With a neat diagram illustrate its operation.
Ans:
Time division switches where an outlet or an inlet corresponded to a single subscriber line with one speech sample appearing every 125 µs on the line. Such switches are used in local exchanges. We now consider switches which are essential in transit exchanges. Here inlets and outlets are trunks that carry time division multiplexed data streams. We call these switches time multiplexed switches. A time multiplexed time division space switch is displayed in Figure. There are N incoming trunks and N outgoing trunks, each one carrying a time division multiplexed stream of M samples per frame. Every frame is of 125-µs time duration. In one frame time, a total of MN speech samples have to be switched. One sample duration, 125/M microseconds, is generally referred to as a time slot. In one time slot, N samples are switched. Figureillustrates an output-controlled switch. Output is cyclically scanned. There is a 1-to-M relationship between outlets and control memory locations, it implies that there are M locations in the control memory corresponding to each outlet.
Control memory has MN words. If we view control memory as M blocks of N words each, a location address can be specified in a two dimensional form (i,j)where i is the block address and j is the word within the block. We have 1< i
Q. Define waves and transmission lines? In basic circuit theory we neglect the effects of the finite time of transit of changes in current and voltage and the finite distances
For carry Flag JC ( jump on Carry ) and JNC (Jump on No carry ) Instructions : JC transfer the execution of the program to the specified memory address if carry
Discuss need of Pipelining. The simplest method for improving performance by hardware parallelism is pipelining. Pipelining has breaking up the operations to be performed in s
The pre-processing unit is responsible for taking the conditioned output from the heart sensor and generating a binary count during time T1 of this waveform (datain). It will compr
what is peak inverse voltage?
Q. A 10-hp, 230-V dc shunt motor takes a full- load line current of 40 A. The armature and field resistances are 0.25 and 230 , respectively. The total brush-contact drop is 2 V,
Human Resources - KPI It is the responsibility of management to have the lean, capable, customer friendly organization that strives for catering to diversified need of all the
explain measurement of frqueny and phase using cro
Explain DJNZ instructions of intel 8051 microcontroller? a) DJNZ Rn, rel Decrement the content of the register Rn and jump if not zero. b) DJNZ direct, rel Decreme
Determine the node voltage: Determine the node voltage V and then current flowing through each element by using KCL. Solution Apply KCL at the node whose voltage is V.
Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!
whatsapp: +91-977-207-8620
Phone: +91-977-207-8620
Email: [email protected]
All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd