Already have an account? Get multiple benefits of using own account!
Login in your account..!
Remember me
Don't have an account? Create your account in less than a minutes,
Forgot password? how can I recover my password now!
Enter right registered email to receive password!
Explain time multiplexed space switching? With a neat diagram illustrate its operation.
Ans:
Time division switches where an outlet or an inlet corresponded to a single subscriber line with one speech sample appearing every 125 µs on the line. Such switches are used in local exchanges. We now consider switches which are essential in transit exchanges. Here inlets and outlets are trunks that carry time division multiplexed data streams. We call these switches time multiplexed switches. A time multiplexed time division space switch is displayed in Figure. There are N incoming trunks and N outgoing trunks, each one carrying a time division multiplexed stream of M samples per frame. Every frame is of 125-µs time duration. In one frame time, a total of MN speech samples have to be switched. One sample duration, 125/M microseconds, is generally referred to as a time slot. In one time slot, N samples are switched. Figureillustrates an output-controlled switch. Output is cyclically scanned. There is a 1-to-M relationship between outlets and control memory locations, it implies that there are M locations in the control memory corresponding to each outlet.
Control memory has MN words. If we view control memory as M blocks of N words each, a location address can be specified in a two dimensional form (i,j)where i is the block address and j is the word within the block. We have 1< i
what is neutral point
Consider the filter h[n,m] describing the input-output relationship below: g[n,m]=f[n-1,m]+ f[n,m-1]+ f[n+1,m]+ f[n,m+1] a) What is the impulse response of this filter? b
What are program invisible registers? The global and local descriptor tables are determined in the memory system. So as to access and give the address of these tables, the prog
For parity Flag JPE ( jump on Parity even ) and JPO ( Jump or Parity Odd) Instruction JPE transfer the execution of the program to the specified memory address i
Q. (a) Draw the logic diagram of the enabled D latch using only NAND gates. (b) Complete the timing diagram of Figure (a) of theDlatchwhose block diagram and truth table are giv
permeability
Q. A magnetic force exists between two adjacent, parallel current-carryingwires. Let I 1 and I 2 be the currents carried by the wires, and r the separation between them. Making u
Amperes Circuital Law states that the line integral of the magnetic field H around a closed path equals the total current enclosed. ∫ H dl ∑ I App
Q. Basic Characteristics and Operation of MOSFET ? In Figure the gate-to-source voltage is set to zero volts by the direct connection from one terminal to the other, and a volt
connection of STS MUX/DMUX
Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!
whatsapp: +91-977-207-8620
Phone: +91-977-207-8620
Email: [email protected]
All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd