Already have an account? Get multiple benefits of using own account!
Login in your account..!
Remember me
Don't have an account? Create your account in less than a minutes,
Forgot password? how can I recover my password now!
Enter right registered email to receive password!
Explain time multiplexed space switching? With a neat diagram illustrate its operation.
Ans:
Time division switches where an outlet or an inlet corresponded to a single subscriber line with one speech sample appearing every 125 µs on the line. Such switches are used in local exchanges. We now consider switches which are essential in transit exchanges. Here inlets and outlets are trunks that carry time division multiplexed data streams. We call these switches time multiplexed switches. A time multiplexed time division space switch is displayed in Figure. There are N incoming trunks and N outgoing trunks, each one carrying a time division multiplexed stream of M samples per frame. Every frame is of 125-µs time duration. In one frame time, a total of MN speech samples have to be switched. One sample duration, 125/M microseconds, is generally referred to as a time slot. In one time slot, N samples are switched. Figureillustrates an output-controlled switch. Output is cyclically scanned. There is a 1-to-M relationship between outlets and control memory locations, it implies that there are M locations in the control memory corresponding to each outlet.
Control memory has MN words. If we view control memory as M blocks of N words each, a location address can be specified in a two dimensional form (i,j)where i is the block address and j is the word within the block. We have 1< i
Q. What do you mean by Binary Multiplication? The Rules of Binary Multiplication 0 x 0 = 0 0 x 1 = 0 1 x 0 = 0 1 x 1 = 1 , and no carry or borrow
Out of a long-term record of precipitation for four adjacent stations you find that records of one station (station D) are missing for the spring months, September, October, and No
Q. An inverting amplifier is designed with three inputs, v 1 , v 2 , and v 3 , as shown in Figure. Determine the output voltage. Then indicate how the circuit may be modified to pe
Q. Use a 4-to-1multiplexer to simulate the following: (a) NAND logic function. (b) EXCLUSIVE-OR logic function. (c) Σ m (1, 2, 4).
Q. Does the existence of non-tradable goods allow for deviations from Purchasing Power Parity? Answer: Yes the continuation of non-tradable goods permits deviations from Purch
Q. Determine the equivalent capacitance at terminals A-B for the circuit configurations shown in Figure.
1. A modi?ed NRZ code known as enhanced-NRZ (E-NRZ) operates on 7-bit words; invert- ing bits 2,3,6 and 7; and adding one parity bit to each word. The parity bit is chosen to make
Q MCM is the abbreviation for 1 kcmil. problem for a de?nition of cmil.) Data for commercial-base aluminum electrical conductors list a 60-Hz resistance of 0.0880 /km at 75°C for
A data hold is to be constructed that reconstructs the sampled signal by the straight-line approximation shown in Figure. Note that this device is a polygonal data hold with a dela
an 8 bit successive approximation adc has a resolution of 20mv. what will be its ouput analogue input of 2.17v
Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!
whatsapp: +91-977-207-8620
Phone: +91-977-207-8620
Email: [email protected]
All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd