Already have an account? Get multiple benefits of using own account!
Login in your account..!
Remember me
Don't have an account? Create your account in less than a minutes,
Forgot password? how can I recover my password now!
Enter right registered email to receive password!
Instruction Pipelines
The stream of instructions in instruction execution cycle may be realized by a pipeline where overlapped executions of various operations are performed. The procedure of executing the instruction includes subsequent main steps:
These 4 steps turn out to be the candidates for phase for the pipeline that we know as instruction pipeline (It is displayed in Figure below).
Figure: Instruction Pipeline
Because in pipelined execution there is overlapped implementation of operations, the 4 phases of the instruction pipeline would work in overlapped manner. Firstly instruction address is fetched from memory to first phase of pipeline. First phase fetches the instruction and gives its output to second phase. Whereas second phase of the pipeline is decoding the instruction, the first phase gets other input as well as fetches the subsequent instruction. When the first instruction has been decoded in second phase then its o/p (output) is fed to the third stage. When third phase is fetching the operand for the first instruction then the second phase gets the second instruction in addition the first phase gets input for other instruction and so on. In this approach the pipeline is implementing the instruction in an overlapped way increasing the speed and throughput of execution.
The scenario of the overlapped operations in instruction pipeline can be explained by the space-time figure. In Figure, firstly we show the space-time figure for non-overlapped execution in a serial environment and then for the overlapped pipelined environment. It's clear from the two figures that in non-overlapped execution results are achieved only after 4 cycles as in overlapped pipelined execution after four cycles we are getting O/P (output) after every cycle. Soon in instruction pipeline the instruction cycle has been decreased to ¼ of the sequential execution.
How to protect computer Hardware by threats The first component in the computer system vulnerable to attacks or threats, and most important to be protected, is the hardware.
What is Proxy Sever and Firewall Proxy Sever Also known as a proxy or application level gateway. It is an application that breaks the connection among sender and receiver.
Explain the Forward congestion avoidance process Notifies the user that congestion avoidance process should be initiated where applicable for traffic in the similar direction a
Can you define the concept of Congestion
Determine the benefits of security on internet or intranet Security has long been seen as a major threatening point in the implementation of the Internet or of Intranet technolog
Can you describe how BGP does the decision process?
Question: a) The Systems Administrator of Acme Company performs the backup of the website database file every day at 15:50. The original file location is database.sql. The Ad
Write the definition of SAN A SAN is a separate network to handle storage requirements. The SAN detaches storage tasks from specific servers and makes a shared storage facility
Determine the rate of communication line The dog could carry 21 gigabytes or 168 gigabits. A speed of 18 km/hour that is equal to 0.005 km/sec. The time to travel the distance
Q. What is Parabolic Dish Antenna? - Incoming signals means that the Signal bounces off of dish and is directed to focus - Outgoing signals signifies transmission is broadca
Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!
whatsapp: +1-415-670-9521
Phone: +1-415-670-9521
Email: [email protected]
All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd