Already have an account? Get multiple benefits of using own account!
Login in your account..!
Remember me
Don't have an account? Create your account in less than a minutes,
Forgot password? how can I recover my password now!
Enter right registered email to receive password!
Explain the NAND Gates - Microprocessor?The NAND GATE is a AND gate with the output inverted. Consequently the outputs of a NAND gate would be the opposites of the outputs of a AND gate. The output is true if input A AND input B are NOT both true: Q = NOT (A AND B) A NAND gate able to have two or more inputs, its output is true if NOT all inputs are true.
The Boolean and symbol expression for a 3-input NAND gate is shown below.The NAND gate will have a high output providing all the inputs are not high. Shown underneath is the truth table for a NAND gate. The simplest way to derive the output for a NAND gate is to invert the output of a AND gate.
X INPUT
Y INPUT
Z INPUT
OUTPUT
0
1
Differentiate between n and p type semiconductors. n - Type semiconductor:- (i) If small amount of pentavalent impurity is added with, to a pure semiconductor giving a la
Q. Determine L and C of the band reject filter circuit of Figure to have a center frequency of 100 kHz and a bandwidth of 5 kHz. Also find the Q of the filter.
Illustrate in detail digital encoders. Illustrate the following with their application: Photo-conductive cell Photo-voltaic cell
all about ans in this topic
show how vernier caliper works
Q. Comment brie?y on the following: (a) Why are waveguides not used at low frequencies? (b) Why are open-wire lines not generally used as guiding structures at very high freq
Q. Three single-phase, 10-kVA, 2400/120-V, 60- Hz transformers are connected to form a three- phase, 4160/208-V transformer bank. Each of the single-phase transformers has an equiv
A preliminary design with ideal resistors, inductors and capacitors, will get 25 marks. If the design does not meet the specifications then one mark will be deducted following the
Q. J and K are the external inputs to the JKFF shown in Figure. Note that gates 1 and 2 are enabled only when the clock pulse is high. Consider the four cases of operation and expl
#Explain charging and discharging of the capacitor ..
Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!
whatsapp: +91-977-207-8620
Phone: +91-977-207-8620
Email: [email protected]
All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd