Explain the nand gates - microprocessor, Electrical Engineering

Assignment Help:

Explain the NAND Gates - Microprocessor?

The NAND GATE is a AND gate with the output inverted. Consequently the outputs of a NAND gate would be the opposites of the outputs of a AND gate. The output is true if input A AND input B are NOT both true: Q = NOT (A AND B) A NAND gate able to have two or more inputs, its output is true if NOT all inputs are true.

526_NAND GATES.png

The Boolean and symbol expression for a 3-input NAND gate is shown below.

The NAND gate will have a high output providing all the inputs are not high. Shown underneath is the truth table for a NAND gate. The simplest way to derive the output for a NAND gate is to invert the output of a AND gate.

X INPUT 

Y INPUT

Z INPUT 

OUTPUT

0

0

0

1

0

0

1

1

0

1

0

1

0

1

1

1

1

0

0

1

1

0

1

1

1

1

0

1

1

1

1

0

 


Related Discussions:- Explain the nand gates - microprocessor

Flip flops, if JK flip flop has 1600hz frequency .then what is the input fr...

if JK flip flop has 1600hz frequency .then what is the input frequency?

Data transmission in bus topology, Q. Data transmission in Bus Topology ? ...

Q. Data transmission in Bus Topology ? Bus Topology:This topology shares a single path or link way among all users. This common single path way is called bus. In this topology,

What are the different parameters of jfet, Q. What are the different parame...

Q. What are the different parameters of jfet ? A bipolar junction transistor (BJT) is a current controlled device that is output characteristics of the device are controlled by

Obtain an expression for the total pulling force on the bar, A magnetic cra...

A magnetic crane used for lifting weights can be modeled and analyzed as a simple magnetic circuit, as shown in Figure. Its configuration consists of two distinct pieces of the sam

Referring to figure evaluate current in circuit, Referring to Figure, let b...

Referring to Figure, let boxes 2, 3, and 5 consist of a 0.2-H inductor, a 5- resistor, and a 0.1-F capacitor, respectively. Given A = 5, and v 1 = 10 sin 10t, i 2 = 5 sin 10t ,

Write notes on clamping, Q. Write notes on clamping ? Clamping network ...

Q. Write notes on clamping ? Clamping network shifts (clamps) a signal to a different d.c level, that is it introduces a d.c. level to an a.c signal. Hence, the clamping networ

Explain protected mode interrupt, Explain protected mode interrupt. In...

Explain protected mode interrupt. In this mode, interrupts have exactly similar assignments as in real mode, but the interrupt vector table is not same. In place of interrupt

Convolution, Convolution :   (i) Express this function in terms of kern...

Convolution :   (i) Express this function in terms of kernel coefficients and convolve with image class.png, (x,y are coordinates of pixels) Io(x,y)=I(x+1,y)-2*I(x,y)+I(x-1,

Voltage divider bias, Voltage divider bias: The voltage divide...

Voltage divider bias: The voltage divider is made by using external resistors R 1  and R 2 . The voltage beyond than R 2  forward biases the emitter junction. Via prop

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd