Already have an account? Get multiple benefits of using own account!
Login in your account..!
Remember me
Don't have an account? Create your account in less than a minutes,
Forgot password? how can I recover my password now!
Enter right registered email to receive password!
Explain the NAND Gates - Microprocessor?The NAND GATE is a AND gate with the output inverted. Consequently the outputs of a NAND gate would be the opposites of the outputs of a AND gate. The output is true if input A AND input B are NOT both true: Q = NOT (A AND B) A NAND gate able to have two or more inputs, its output is true if NOT all inputs are true.
The Boolean and symbol expression for a 3-input NAND gate is shown below.The NAND gate will have a high output providing all the inputs are not high. Shown underneath is the truth table for a NAND gate. The simplest way to derive the output for a NAND gate is to invert the output of a AND gate.
X INPUT
Y INPUT
Z INPUT
OUTPUT
0
1
Off line UPS System Again the two switches are used in this type of ups as online ups. The difference is that here the main static switch remains normally ON and UP
A 4000-V, 5000-hp, 60-Hz, 12-pole synchronous motor, with a synchronous reactance of 4 per phase (based on cylindrical-rotor theory), is excited to produce unity power factor at
Q. Consider a conducting loop of length l and width w, as shown in Figure, rotated about its axis (shown by the broken line) at a speed of ωm rad/s under the influence of a magneti
Q. Show DC Generator Characteristics? Figure shows schematic diagrams of field-circuit connections for dc machines without including commutating pole or compensating windings.
what is clamper circuit
Q. What is Idss. What are the conditions for its maximum value? The term 'Idss' refers to saturation condition of the Drain current. From the above graph it's clear that as the
Explain superconductivity and explain the effect of magnetic field on superconductors. Various metals become superconducting below a temperature that is the characteristic of t
Q. Balanced wye-connected loads drawing 10 kW at 0.8 power factor lagging and 15 kW at 0.9 power factor leading are connected in parallel and supplied by a 60-Hz, 300-V, three-phas
Q. Given that a silicon n-channel JFET has V P = 5 V and I DSS = 12 mA, check whether the device is operating in the ohmic or active region when v GS =-3.2 V and i D = 0.5 mA.
determine mimimum SOP for the following swiching funcion using K-map: F(x1,x2,x3,x4)=Summationof m(4,6,8,10,11,12,15)+DC(3,5,7,9)
Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!
whatsapp: +91-977-207-8620
Phone: +91-977-207-8620
Email: [email protected]
All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd