Explain the basic architecture of digital switching systems, Computer Engineering

Assignment Help:

Explain the basic architecture of digital switching systems.

An easy N X N time division space switch is demonstrated in figure. The switch can be shown in an equivalence form as a two-stage network along with N X 1 and 1 X N switching matrices for the first and second stages correspondingly as demonstrated in figure. The network has one connection interconnecting the two stages. All inlet/outlet is a single speech circuit consequent to a subscriber line. The speech is carried like PAM analogue samples or PCM digital samples, occurring at 125-µ s intervals. When PAM samples are switched in a time division manner, the switching is termed as analogue time division switching. When PCM binary samples switched, then the switching is termed as digital time division switching. In figure, the interconnected by an appropriate control mechanism and the speech sample transferred by the inlet to the outlet.

398_Two – stage Equivalence.png

FIG - Two - stage Equivalence


Related Discussions:- Explain the basic architecture of digital switching systems

Physical characteristics and access mode of disk drive, Q. Physical charact...

Q. Physical characteristics and access mode of disk drive? Access Time: Access time is time needed between requests made for a read or write operation until the time data are

Explain the structured design of system, Q. Explain the Structured Design o...

Q. Explain the Structured Design of system? Structured Design utilizes graphic description (Output of system analysis) and focuses on development of software specifications.

Explain speedup performance and issues in pipelining, Speedup First, we...

Speedup First, we take the speedup factor which is we see how much speed up performance we achieve by pipelining. First we take ideal case for measuring the speedup. Let n b

Interpolation search, Interpolation Search The next task is to implemen...

Interpolation Search The next task is to implement a variable size decrease-and-conquer solution to search. See Levitin [2007] pp 190 for a detailed description of the interpol

Design 4 to 1 multiplexer with strobe input using nand gates, Design a 4 : ...

Design a 4 : 1 multiplexer with strobe input using NAND gates. Ans. Design of 4 : 1 multiplexer with strobe input using NAND gates.

How many types memory mgt can divided, They are of two types. They are big ...

They are of two types. They are big endian and little endian. Memory is separated into two bank, 1:even bank 2:odd bank.

Show block diagram of sequential circuits, Q. Show block Diagram of sequent...

Q. Show block Diagram of sequential circuits? A sequential circuit is an interconnection of storage elements and combinational circuits. The storage elements known as flip-flop

Define a segment index or an internal index, The field that contains a segm...

The field that contains a segment index or an internal index is called ? Ans. Target datum consists of a segment index or an internal index.

Explain about transmission media, Q. Explain about Transmission Media? ...

Q. Explain about Transmission Media? These, also known as physical channels, can be either bounded or unbounded. Bounded media, in which signals representing data are confined

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd