Explain synchronisation and parallel operation, Electrical Engineering

Assignment Help:

Explain Synchronisation and Parallel Operation

Generation, transmission and distribution of electric power have to be conducted in an efficient and reliable way at a reasonable cost with the least amount of interruptions. Consequently, in a large power system many synchronous generators are connected in parallel to a common line known as an infinite bus of fixed voltage and frequency, and pre-determined phase sequence. A number of safety requirements need to be satisfied prior to connecting a generator to the infinite bus (this is called a synchronising procedure):

2448_Explain Synchronisation and Parallel Operation.png

(1) The operating frequency,

(2) The line voltage and

(3) The phase sequence must all be the same as those for an infinite bus.

To meet an increased load demand, let us, for instance, bring a second generator into service as shown in Figure. The necessary synchronisation procedure consists of the following major steps. The speed of the incoming generator is adjusted to obtain the frequency of the induced voltage equal to that of the infinite bus. Now that the frequency match is achieved the field current can be raised to a level at which the induced voltage of the second generator is identical to the bus voltage. In order to verify the phase sequence, three lamps are connected asymmetrically as illustrated in the figure. When the phase sequence is correct, the lamp LI will be dark, while the other two lamps will glow brightly. If the phase sequence is not proper, all the lamps will glow or become dark simultaneously. When all the above conditions are met, the second generator can be safely connected to the infinite bus by closing the appropriate circuit breaker.

In addition to the lamps to check the conditions for synchronism, an electronic device (often computer controlled) called a synchroscope is also used to perform a precise switching when the above criteria are fulfilled. It provides the information on the incoming generator as to whether it is running at a lower or higher speed. At a proper speed and a correct phase sequence, the synchroscope indicates zero when the synchronising switch must be closed to connect the second generator on line. At this moment, it is neither receiving nor delivering any power. This is referred to as the floating stage of the generator. If we now increase the field current, the second generator will produce reactive power and help improve voltage regulation. Else, if an attempt is made to increase the rotor speed, the torque developed will increase and the second generator will begin to supply active power to the load.


Related Discussions:- Explain synchronisation and parallel operation

Decimal to binary coded decimal conversions, Decimal to Binary Coded Decima...

Decimal to Binary Coded Decimal Conversions Step1. Separate the digits in the decimal number Step2. Express each of the digits in their binary equivalent Step3. Combine all o

parity flag - registers, Parity flag  - Registers If after  any arit...

Parity flag  - Registers If after  any arithmetical or logical operation if  number of  the accumulator  are even  parity  flag (P)  is set otherwise  reset.

Checking at site - testing of meter, Checking at Site - Testing of Meter ...

Checking at Site - Testing of Meter The routine testing of meters should be carried out once in 3 years. Further, surprise checks should be conducted at the consumer's install

Commutator, explan Two segment and four sagment commutator action

explan Two segment and four sagment commutator action

Electronics, determine mimimum SOP for the following swiching funcion using...

determine mimimum SOP for the following swiching funcion using K-map: F(x1,x2,x3,x4)=Summationof m(4,6,8,10,11,12,15)+DC(3,5,7,9)

Integrated circuit components, You are required to design and document the ...

You are required to design and document the hardware design for Lift Control Unit (LCU) as required by the questions/specification in section 2 above, based on a 68HC12D60 microcon

Interfaced 2k x 8 eprom with multiple input nand gate, Interfaced 2k X 8 (i...

Interfaced 2k X 8 (i.e 2716) EPROM using multiple input NAND gate decoder for memory locations FF800H-FFFFFH. Simple NAND gate Decoder:  While the 2k x 8 EPROM is used so addre

Multiplexers, how to design a 32:1 multiplexer using two 16:1 multiplexers ...

how to design a 32:1 multiplexer using two 16:1 multiplexers and a 2:1 multiplexer?

The time constant of the circuit, A 20µF capacitor is connected in series w...

A 20µF capacitor is connected in series with a 50 kΩ resistor and the circuit is connected to a 20 V, d.c. supply. Verify: a)  The initial value of the current flowing, b)  T

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd