Explain status and control registers, Computer Engineering

Assignment Help:

Q. Explain Status and Control Registers?

For control of numerous operations several registers are used. These registers can't be used in data manipulation though content of some of these registers can be used by programmer. One of the control registers for a von-Neumann machine is the Program Counter (PC).

Almost all the CPUs have a status register a part of which may be programmer visible. A register that may be formed by condition codes is called condition code register. Some of the commonly employed flags or condition codes in such a register may be:

1650_Explain Status and Control Registers.png

These flags are set by CPU hardware while performing an operation. For illustration an addition operation can set overflow flag or on a division by 0 the overflow flag can be set etc. These codes can be tested by a program for a typical conditional branch operation. Condition codes are collected in one or more registers. RISC machines have various sets of conditional code bits. In these machines, an instruction specifies the set of condition codes that is to be used. Independent sets of condition code allow provisions of having parallelism within the instruction execution unit. 

Flag register is frequently called as Program Status Word (PSW). It comprises condition code and other status information. There can be numerous other status and control registers like interrupt vector register in machines employing vectored interrupt or stack pointer if a stack is used to implement subroutine calls etc.


Related Discussions:- Explain status and control registers

State the tips of timescale directive, State the Tips of timescale directiv...

State the Tips of timescale directive Include a `timescale directive at the top of each module, even if there are no delays i n the module, since some simulators may require th

Spirit duplicating of information, Spirit Duplicating Equipment Requir...

Spirit Duplicating Equipment Required Spirit Duplicator (also known as hectograph) Thermal copier (optional) Materials Masters Hectographic carbon COPY pa

#title.sequential circuit, design modulo 12 up synchronous counter using t ...

design modulo 12 up synchronous counter using t flip flop

Methods for organising the associative memory, There are two methods for or...

There are two methods for organising the associative memory based on bit slices: Bit parallel organisation: In this organisation every bit slices which are not masked off,

What is linq, It sets for Language Integrated Query. LINQ is collection of ...

It sets for Language Integrated Query. LINQ is collection of standard query operators that gives the query facilities into .NET framework language like C# , VB.NET.

Explain sample instruction format of mips instruction, Q. Explain Sample In...

Q. Explain Sample Instruction Format of MIPS instruction? All MIPS instructions are of same size and are 32 bits long. MIPS designers chose to keep all instructions of same len

Inventor, I am the inventor of the railway signaling device now operated by...

I am the inventor of the railway signaling device now operated by timer. I wish to move on to the next phase where the equipment will be operated by DTMF codes. The device is a si

Illustration of equivalent exe program, Q. Illustration of equivalent EXE p...

Q. Illustration of equivalent EXE program? An illustration of equivalent EXE program for COM program is: ; ABSTRACT this program adds 2 8-bit numbers in the memory locations

C++, explain parallel database system

explain parallel database system

Clocked sr flip flop, Clocked SR flip flop A clock pulse is a...

Clocked SR flip flop A clock pulse is a sequence of logic 0, logic 1, and logic 0 occuring on the CLK input. Time t n occurs before the clock pulse and time t n+1

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd