Already have an account? Get multiple benefits of using own account!
Login in your account..!
Remember me
Don't have an account? Create your account in less than a minutes,
Forgot password? how can I recover my password now!
Enter right registered email to receive password!
Q. Explain Status and Control Registers?
For control of numerous operations several registers are used. These registers can't be used in data manipulation though content of some of these registers can be used by programmer. One of the control registers for a von-Neumann machine is the Program Counter (PC).
Almost all the CPUs have a status register a part of which may be programmer visible. A register that may be formed by condition codes is called condition code register. Some of the commonly employed flags or condition codes in such a register may be:
These flags are set by CPU hardware while performing an operation. For illustration an addition operation can set overflow flag or on a division by 0 the overflow flag can be set etc. These codes can be tested by a program for a typical conditional branch operation. Condition codes are collected in one or more registers. RISC machines have various sets of conditional code bits. In these machines, an instruction specifies the set of condition codes that is to be used. Independent sets of condition code allow provisions of having parallelism within the instruction execution unit.
Flag register is frequently called as Program Status Word (PSW). It comprises condition code and other status information. There can be numerous other status and control registers like interrupt vector register in machines employing vectored interrupt or stack pointer if a stack is used to implement subroutine calls etc.
Illustrated about the layered architecture of Electronic Data Interchange? Layered Architecture of EDI: Electronic Data Interchange is most commonly applied into th
A critical section is a program segment? Ans. A critical section is a program segment where shared resources are accessed.
Q. Register-to-register operands in RISC? Register-to-register operands: In RISC machines operation which access memories are LOAD and STORE. All other operands are kept in reg
Illustrate about 8259 8259A adds 8 vectored priority encoded interrupts to the microprocessor. We can expand it to 64 interrupt requests by using one master 8259A and 8 slave
Q. Describe target processor arrangements? Having seen how to describe one or more target processor arrangements we need to initiate mechanisms for distributing data arrays ove
Define lazy swapper. Rather than swapping the whole process into main memory, a lazy swapper is used. A lazy swapper never swaps a page into memory unless that page will be re
BCD to gray converter using 2:1 multiplexer
Draw sequence diagram for property portal
what is interference of light explain the nessicity of coharent source for obtaining sustain interference pattern
State about An active graphics device An active graphics device allows the user to communicate with the computer graphically. Generally, this implies that the user is supplyin
Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!
whatsapp: +91-977-207-8620
Phone: +91-977-207-8620
Email: [email protected]
All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd