Explain status and control registers, Computer Engineering

Assignment Help:

Q. Explain Status and Control Registers?

For control of numerous operations several registers are used. These registers can't be used in data manipulation though content of some of these registers can be used by programmer. One of the control registers for a von-Neumann machine is the Program Counter (PC).

Almost all the CPUs have a status register a part of which may be programmer visible. A register that may be formed by condition codes is called condition code register. Some of the commonly employed flags or condition codes in such a register may be:

1650_Explain Status and Control Registers.png

These flags are set by CPU hardware while performing an operation. For illustration an addition operation can set overflow flag or on a division by 0 the overflow flag can be set etc. These codes can be tested by a program for a typical conditional branch operation. Condition codes are collected in one or more registers. RISC machines have various sets of conditional code bits. In these machines, an instruction specifies the set of condition codes that is to be used. Independent sets of condition code allow provisions of having parallelism within the instruction execution unit. 

Flag register is frequently called as Program Status Word (PSW). It comprises condition code and other status information. There can be numerous other status and control registers like interrupt vector register in machines employing vectored interrupt or stack pointer if a stack is used to implement subroutine calls etc.


Related Discussions:- Explain status and control registers

Dma controllers - computer architecture, DMA controllers in computer system...

DMA controllers in computer system:   DMA Controller   Part of the I/O device interface   DMA Channels   Performs functions that in general would be performed by t

Explain the race around condition, Explain the Race Around Condition? C...

Explain the Race Around Condition? Consider the inputs of the JK flipflop j=1 and k=1 and Q=0 when a clock pulse of width tp is applied the output will change from 0 to 1 after

How many i/p & o/p a full adder logic circuit will have, A full adder logic...

A full adder logic circuit will have ? Ans. The full adder logic circuit also accounts the carry i/p generated in the earlier stage and it will add two bits. Hence three inputs

What is gimps native graphics file format, XCF is GIMP's "native" format. T...

XCF is GIMP's "native" format. This will preserve all information about an image, having the layers.

Explain the term- viruses, Explain the term- Viruses Use of firewalls a...

Explain the term- Viruses Use of firewalls and ant-virus software to prevent viruses entering a computer. It's also sensible not to open attachments/emails from "unknown" sourc

State the example of begin end, State the Example of begin end module s...

State the Example of begin end module sequential(); reg a; initial begin $monitor ("‰g a = ‰b", $time, a); #10 a = 0; #11 a = 1; #12 a = 0; #13 a = 1; #

Set up the minunit test framework - mortgage code, Set up the minunit test ...

Set up the minunit test framework examples in your environment (i.e. build or compile the code). Once you can run the example, use the minunit test framework to create and run a bo

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd