Explain sr latch with nand gate, Computer Engineering

Assignment Help:

Explain SR Latch with NAND Gate?

SR Latch has two useful states:

Set state, when output Q=1 and Q'=0.
Reset state, when output Q=0 and Q'=1.Output Qand Q' are normally complement of each other.

1999_SR Latch with NAND Gate 1.png

Undefined state, when Q=1 and Q'=1, occurred when both inputs R and S are equal to 0 at the same time.
Under normal conditions, both inputs of the latch (Rand S) remain at 1 unless the state has to be changed.
To let latch in the set state, Smust be 0
To let latch in the reset state, Rmust be 0
The inputs Sand Rmust go back to 1 before any other changes to avoid the occurrence of the undefined state (when Q=1 and Q'=1)
The latch go to the set state or reset state and stay there even after both inputs return to 1.

1133_SR Latch with NAND Gate 2.png

Related Discussions:- Explain sr latch with nand gate

Define protocol, Define Protocol. It is a set of rules that are followe...

Define Protocol. It is a set of rules that are followed by interconnecting computers and terminals to make sure the orderly transfer of information

Explain types of assembly programs, Q. Explain types of assembly programs? ...

Q. Explain types of assembly programs? Assembly language programs can be written in two manners: COM Program: Having all segments as part of one segment EXE Program: that hav

Define switching element for two stage non-blocking network, A two stage no...

A two stage non-blocking network requires twice the number of switching elements as the single stage non-blocking network. It is true or false. Ans: It is true that a two st

Explain csmsginterface() function with predefined protocol, Explain CSMsgIn...

Explain CSMsgInterface() Function with Predefined Protocol A REQUEST structure is created for each message sent to the server. Messages passed to CSMsgInterface() as *dataMSG

Read after write and write after write - data hazards, RAW and WAW - Data ...

RAW and WAW - Data hazards: RAW (read after write) - j tries to read a source before i writes it, hence j wrongly gets the old value .This is the most usual type of

Basic tradeoff of concerns for instruction set design, Q. Basic Tradeoff of...

Q. Basic Tradeoff of concerns for instruction set design? Basic Tradeoff: Smaller instruction (less space) vs. desire for more powerful instruction repertoire. Generally p

Explain switching system of a finite state machine model, Show how finite s...

Show how finite state machine model helps in designing a switching system and give a typical example. Switching system fundamentally belongs to the class of finite state machi

Gribach normal form, A1->A2A3 A2->A3A1|b A3->A1A2|a

A1->A2A3 A2->A3A1|b A3->A1A2|a

Which is the best tool for monitoring weblogic server(wls8), WLS8 handles J...

WLS8 handles JMX but it uses weblogic execution of JMX server. It does not supports generalise sun javax API which can be used with any JVM. There are some patches available which

What is a disk drive, What is a disk drive? The electro mechanical mech...

What is a disk drive? The electro mechanical mechanism that spins the disk and moves the read/write heads known as disk drive.

Write Your Message!

Name

Email id

Message

Verfication Code

User Account

All Pages