Explain sr latch with nand gate, Computer Engineering

Assignment Help:

Explain SR Latch with NAND Gate?

SR Latch has two useful states:

  • Set state, when output Q=1 and Q'=0.
  • Reset state, when output Q=0 and Q'=1.Output Qand Q' are normally complement of each other.

1999_SR Latch with NAND Gate 1.png

  • Undefined state, when Q=1 and Q'=1, occurred when both inputs R and S are equal to 0 at the same time.
  • Under normal conditions, both inputs of the latch (Rand S) remain at 1 unless the state has to be changed.
  • To let latch in the set state, Smust be 0
  • To let latch in the reset state, Rmust be 0
  • The inputs Sand Rmust go back to 1 before any other changes to avoid the occurrence of the undefined state (when Q=1 and Q'=1)
  • The latch go to the set state or reset state and stay there even after both inputs return to 1.

1133_SR Latch with NAND Gate 2.png


Related Discussions:- Explain sr latch with nand gate

Communication displays and matrix, Communication displays give support in d...

Communication displays give support in determining the frequency of communication, whether congestion in message queues or not, volume and the type of patterns being communicated e

What is remote login, Remote Login  A login that permits a user termina...

Remote Login  A login that permits a user terminal to connect to a host computer by a network or direct telecommunications link, and to interact with that host computer as if t

What is ternary association, What is ternary association Associations c...

What is ternary association Associations can be binary, ternary, or have higher order. In use, the vast majority of it is binary or ternary associations. Except a ternary assoc

Assignment, what is an interface and perpheral device

what is an interface and perpheral device

Masters and slaves, The devices on the I2C bus are either masters or slaves...

The devices on the I2C bus are either masters or slaves. The master is the device that is responsible for driving the SCL clock line, while the slaves are the devices that respond

What do you mean by u-area or u-block, What do you mean by u-area (user are...

What do you mean by u-area (user area) or u-block? This having the private data that is manipulated only by the Kernel. This is local to the Process, i.e. every process is a

Recent parallel programming models, A model for parallel programming is an ...

A model for parallel programming is an abstraction and is machine architecture independent. A model can be executed on several hardware and memory architectures. There are various

What are the advantages of CMOS logic, What are the advantages of CMOS logi...

What are the advantages of CMOS logic Ans: Advantages of CMOS Logic: (i) The power dissipation is mini-mum of all the logic families (ii) LSI and VLSI are possible

Enumerate data structures used during 1-pass of assembler, Enumerate the da...

Enumerate the data structures used during the first pass of the assembler. Indicate the fields of these data structures and their purpose/usage. Three main data structures used

Functions for message passing, Functions for Message Passing: MPI proc...

Functions for Message Passing: MPI processes don't share memory space and one process can't directly access other process's variables. Therefore they need some form of communi

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd