Already have an account? Get multiple benefits of using own account!
Login in your account..!
Remember me
Don't have an account? Create your account in less than a minutes,
Forgot password? how can I recover my password now!
Enter right registered email to receive password!
Q. Explain Relative Addressing Scheme?
In this addressing technique the register R is the program counter (PC) which contains the address of current instruction being executed. Operand field A comprises the displacement (negative orpositive) of adata or instruction with respect to current instruction. This addressing scheme has benefits if memory references are nearer to current instruction being executed. (Please refer to the Figure below).
Let's give an illustration of Index, Base and Relative addressing techniques.
Illustration 1: What would be the effective address and operand value for following LOAD instructions?
(i) LOAD IA 56 R1 Where IA signifies index addressing and R1 is index register and 56 is the displacement in Hexadecimal.
(ii) LOAD BA 46 B1 Where BA signifies base addressing and B1 is base register and46 is the displacement specified in instruction in Hexadecimal notation.
(iii) LOAD RA 36 Where RA signifies relative addressing.
The values of memory and registers is given below:
The values are displayed in the below table:
state and explain the advantages of having densely packed integrated Circuits in the computer
And-Elimination rule: In generally English says that "if you know that lots of things are all true, so you know like any one of them is also true". Because you can specify a c
Explain High Level Data Link Control. HDLC - it is High Level Data Link Control: Protocol Overall explanation: Layer 2 of the OSI model is the data link layer. One of the
Parent class of all Java classes is? All Java class's parent class is java. lang.object.
Suppose that the working register W contains the value 0x4F, the register FSR contains the value 0x2B; the register with address 0x2B contains 0x2F and the instruction ADDWF INDF,
In a single stage network: (A) There is no redundancy (B) There is redundancy (C) Alternative cross points are available (D) Alt
Here are some common development milestones that you should aim for: 1. Send a packet over. Send an acknowledgement back. 2. Have checksum algorithm executed 3. Ability t
What are latches and flipflops? There are two types of circuits as follows: a. Combinational b. Sequential Flipflops and latches both come into the category of "sequen
COGNITIONS Mr. X exhibits a generally high-quality level of cognitive and intellectual functioning, as evidenced by his performance on the MMSE-2 and WAIS-IV. His one weakness w
What is Immediate addressing The data itself, beside the address, is given as the operand or operands of the instruction.
Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!
whatsapp: +91-977-207-8620
Phone: +91-977-207-8620
Email: [email protected]
All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd