Explain relative addressing scheme, Computer Engineering

Assignment Help:

Q. Explain Relative Addressing Scheme?

In this addressing technique the register R is the program counter (PC) which contains the address of current instruction being executed. Operand field A comprises the displacement (negative orpositive) of adata or instruction with respect to current instruction. This addressing scheme has benefits if memory references are nearer to current instruction being executed. (Please refer to the Figure below). 

896_Explain Relative Addressing Scheme.png

Let's give an illustration of Index, Base and Relative addressing techniques. 

Illustration 1: What would be the effective address and operand value for following LOAD instructions?

(i)    LOAD   IA   56 R1 Where IA signifies index addressing and R1 is index register and 56 is the displacement in Hexadecimal.

(ii)   LOAD BA 46 B1 Where BA signifies base addressing and B1 is base register and46 is the displacement specified in instruction in Hexadecimal notation.

(iii)  LOAD RA 36 Where RA signifies relative addressing. 

 The values of memory and registers is given below:

1500_Explain Relative Addressing Scheme1.png

The values are displayed in the below table:

597_Explain Relative Addressing Scheme2.png


Related Discussions:- Explain relative addressing scheme

Determine grade of service is given worse service or not, The larger the Gr...

The larger the Grade of Service, the worse is the service given, it is true or false. Ans: It is true that larger the Grade of Service, the worse service is provided.

Explain lan topologies, Explain LAN Topologies and its basic topologies. ...

Explain LAN Topologies and its basic topologies. LAN Topologies: Network topology is a physical schematic that shows interconnection of the various users. There are four fund

Background and foreground colors can be interchanged, Background and foregr...

Background and foreground colors can be interchanged using the command?? Format Inverse command.

Layered architecture of edi, Layered Architecture of EDI: EDI is most c...

Layered Architecture of EDI: EDI is most commonly applied in the implementation and settlement phases of the trade cycle. In implementation of a simple trade exchange, the cust

Show the major benefits of microprocessor, Q. Show the Major benefits of mi...

Q. Show the Major benefits of microprocessor? Microprocessor is a complete CPU on a single chip. The major benefits of microprocessor are:  Powerful butCompact; can

Explain the significance ipv6 over ipv4, Explain the significance IPV6 over...

Explain the significance IPV6 over IPV4. The maximum size of an Ipv6 datagram is 65575 bytes, with the 0 bytes Ipv6 header. Ipv6 also describe a minimum reassembly buffer size:

Parallel computing, explain different types of parallel processing mechani...

explain different types of parallel processing mechanism

Bi polar junction transistor, draw input and output charectoristics of BJT ...

draw input and output charectoristics of BJT and justify CE configuration provides large current amplification

What are different queues used, 1.Local queue -is a actual queue 2.Clus...

1.Local queue -is a actual queue 2.Cluster queue -is a local queue that is called as throughout a cluster of queue managers 3. Remote queue -structure explaining a queue

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd