Explain polling, Electrical Engineering

Assignment Help:

What is meant by polling?

In polling schemes, a set of address lines is driven by the controller to address every of the masters in sequence. When a bus request is received from a device by the controller, it produces the address on the address lines. .If the generated address matches with that of the requesting masters, the controller activates the BUSY line.

Once the busy line is activat3Write some benefits of loosely coupled systems controller stops generating further address. 

 


Related Discussions:- Explain polling

TTL NAND gate, Q. Explain working of TTL NAND gate? The TTL logic famil...

Q. Explain working of TTL NAND gate? The TTL logic family uses only transistors instead of a combination of transistors and diodes. TTL has the same high and low ranges as DTL.

Logic Gates, A former employs a servant to look after his form house. He in...

A former employs a servant to look after his form house. He instructs the servant to keep a watch on his goat. So that he does not harm the kitchen garden, when the entrance-door

Opto couplers, Is there an opto-coupler that has a blocking voltage, VRRM, ...

Is there an opto-coupler that has a blocking voltage, VRRM, of greater than 800 volts? Perhaps, 1200 or 1600 volts? The manufacturer?

Define time-shifting precedes time-reversing and vice versa, Define Time-Sh...

Define Time-Shifting Precedes Time-Reversing and Vice Versa Signal x[n] is time-shifted by m samples (delay in time) giving x[n - m]. This signal is then reversed at n = 0 givi

Impurities in semiconductors, Impurities in Semiconductors Can be a...

Impurities in Semiconductors Can be added in accurately controlled amounts. Can modify the electronic and optical properties. Used to change conductivity over wide ra

Obtain the complete solution for the current, For the circuit of Figure, ob...

For the circuit of Figure, obtain the complete solution for the current i L (t) through the 5-H inductor and the voltage v x (t) across the 6- resistor.

truth table in sop form, Normal 0 false false false EN...

Normal 0 false false false EN-IN X-NONE X-NONE MicrosoftInternetExplorer4

When mt2 and gate is negative, when MT 2 and Gate  is Negative In th...

when MT 2 and Gate  is Negative In this case gate  current  flows  through P 2 N 3 junction. Junction N 1 P 2 forward  biased hence the triac  starts  conduction through  P

Electron, Electron congratulations

Electron congratulations

find the sending end voltage and current, A 3-phase transmission line is 2...

A 3-phase transmission line is 200km long. The line has a per phase series impedance of 0.25+j0.45 Φ/km and shunt admittance of j7.2ΦS/km. The line delivers 250MVA, at 0.6 lagging

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd