Already have an account? Get multiple benefits of using own account!
Login in your account..!
Remember me
Don't have an account? Create your account in less than a minutes,
Forgot password? how can I recover my password now!
Enter right registered email to receive password!
Explain pnp transistor circuit.
pnp transistor: A transistor consist of three terminals. In this pnp transistor there is two blocks of p- type semiconductors that are separated by a thin layer of n-type semiconductor. This pnp transistor circuit is demonstrated in the figure below. The emitter base junction is forward biased whereas the collector base junction is reversing biased. There forward biased voltage is VEB is quite small, while the reverse biased voltage VCB is much high. Since the emitter base junction is forward biased a large number of holes (that is majority carriers) in the emitter (i.e. p- type) are pushed towards the base. It constitutes the emitter current IE. While these holes enter p- type material (base), they are subject to combine with electrons. Because the base is lightly doped and very thin, simply some electrons (less than 5 percent) combine with electrons to constitute base current that is IB. The remaining holes (more than 95 percent) diffuse across thin base region and reach collector space charge layer. All holes then come under the affect of the negatively biased p- region and are attracted or collected through the collector. It constitutes collector current that is IC. It is seen that almost all emitter current flows in the collector circuit. Therefore, the emitter current is the sum of collector current and base current that is IE = IC+ IB.
pnp transistor circuit
In the conventional dc machine (with a closed continuous commutator winding on its armature), for example, full-wave rectification of the alternating voltage induced in individual
Hello I am doing a Btec degree in Electrical and electronic engineering and I was wondering if you can help me complete it because I am behind
Q. What happens when a negative bias is applied to the gate of a FET? The result of applying a negative bias to the gate is to reach the saturation level at a lower level of V
tension and sag problems
Q. Error speci?cations on a 10-A digital ammeter are given as 0.07% of the reading, 0.05% of full scale, 0.005% of the reading per degree Celsius, and 0.002% of full scale per degr
Q. Explain workinf of colpitts oscillator? When the collector supply voltage V cc is switched on, the capacitors C1 and Cz are charged. These capacitors C1 and Cz discharge thr
What are the Basic Duties of Sub-Station Operator? Ans: Sub station operator is responsible for safe and proper operation of all electrical equipments in sub-station. He co
Next, let us consider the case of a balanced delta-connected load with impedance of 5 45° supplied by a three-phase, three-wire 100-V system, as shown in Figure (a). We shall dete
Q. For the circuit shown in Figure, obtain: (a) z-and y-parameters; (b) Transfer function I 2 /I 1 when V 2 = 0.
100 words
Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!
whatsapp: +91-977-207-8620
Phone: +91-977-207-8620
Email: [email protected]
All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd