Explain open-systems interconnections architecture model, Computer Engineering

Assignment Help:

Q. Explain Open-systems interconnections architecture model

The most common network architecture model is the open-systems interconnections (OSI). Figure shows the ISO (International Standards Organization) seven-layer model for an OSI. Although not all layers need be implemented, the more layers that are used, the more functionality and reliability are built into the system. Starting from the bottom layer, the functions of the layers are as follows.

1. Physical-Defines the type of medium, the transmission method, and the transmission rates available for the network; provides the means for transferring data across the interconnection channel and controlling its use.

2. Data Link-Defines how the network medium is accessed, which protocols are used, the packeting/framing methods, and the virtual circuit/connection services; responsible for the transfer of data across the link; provides for the detection and correction of data- transmission errors.

3. Network-Standardizes the way in which addressing is accomplished between linked networks; performs networking functions and internetworking.

4. Transport-Handles the task of reliable message delivery and flow control between applications on different stations; provides source-to-destination data integrity.

5. Session-Establishes two-way communication between applications running on different stations on the network; provides the user interface into the transport layer.

6. Presentation-Translates data formats so that computers with different "languages" can communicate; provides the syntax (rules) of representation of data between devices.

7. Application-Interfaces directly with the application programs running on the stations; provides services such as file access and transfer, peer-to-peer communication among applications, and resource sharing; provides support to process end users' applications such as electronic mail, database management, and file management.

130_Explain open-systems interconnections architecture model.png


Related Discussions:- Explain open-systems interconnections architecture model

C++ programming, how does a ohms law c++ programming works

how does a ohms law c++ programming works

Which process is used for page reference, Locality of reference implies tha...

Locality of reference implies that the page reference being made by a process is Ans. Locality of reference means that the page reference being made through a process is proba

Types of structure charts, Types of Structure Charts Transaction struc...

Types of Structure Charts Transaction structure - control module calls subordinate modules, each of which handles a certain transaction More afferent processes Le

Design a sample counter, Let's design a synchronous BCD counter. A BCD coun...

Let's design a synchronous BCD counter. A BCD counter follows a sequence of ten states and returns to 0 after count of 9. These counters are also known as decade counters. This typ

Read after write and write after write - data hazards, RAW  and WAW - Data ...

RAW  and WAW - Data hazards: RAW (read after write) - j tries to read a source before i writes it, hence j wrongly gets the old value .This is the most usual type of

What is linear addressing mode, What is Linear Addressing Mode. Ans. L...

What is Linear Addressing Mode. Ans. Linear Addressing: Addressing is the procedure of selecting one of the cells in a memory to be written in or to be read from. So as to fa

Define various types of shift registers, What are various types of Shi...

What are various types of Shift Registers ? Ans: Kinds of Shift Registers: (i) SISO that is Serial-In Serial-Out Shift Register (ii) SIPO that is Serial-In P

Design requirements of sequential circuit, What are the Requirements to des...

What are the Requirements to design Sequential circuit Ans . Design Requirements of Sequential circuit: (i) The circuit specifications translated into a state diagram

Determine the complete or gate and and gate decoder, Q. Determine the comp...

Q. Determine the complete OR gate and AND gate decoder count for an IC memory with 4096 words of 1 bit each, using the Linear select memory organization and Two dimensional Memory

What are different adder circuits you studied, Half Adder (for addition of ...

Half Adder (for addition of two bits) Full Adder (for addition of three bits) Carry look ahead adder Carry save adder Carry propagate adder

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd