Explain open-systems interconnections architecture model, Computer Engineering

Assignment Help:

Q. Explain Open-systems interconnections architecture model

The most common network architecture model is the open-systems interconnections (OSI). Figure shows the ISO (International Standards Organization) seven-layer model for an OSI. Although not all layers need be implemented, the more layers that are used, the more functionality and reliability are built into the system. Starting from the bottom layer, the functions of the layers are as follows.

1. Physical-Defines the type of medium, the transmission method, and the transmission rates available for the network; provides the means for transferring data across the interconnection channel and controlling its use.

2. Data Link-Defines how the network medium is accessed, which protocols are used, the packeting/framing methods, and the virtual circuit/connection services; responsible for the transfer of data across the link; provides for the detection and correction of data- transmission errors.

3. Network-Standardizes the way in which addressing is accomplished between linked networks; performs networking functions and internetworking.

4. Transport-Handles the task of reliable message delivery and flow control between applications on different stations; provides source-to-destination data integrity.

5. Session-Establishes two-way communication between applications running on different stations on the network; provides the user interface into the transport layer.

6. Presentation-Translates data formats so that computers with different "languages" can communicate; provides the syntax (rules) of representation of data between devices.

7. Application-Interfaces directly with the application programs running on the stations; provides services such as file access and transfer, peer-to-peer communication among applications, and resource sharing; provides support to process end users' applications such as electronic mail, database management, and file management.

130_Explain open-systems interconnections architecture model.png


Related Discussions:- Explain open-systems interconnections architecture model

Verilog, http://www.cse.psu.edu/~dheller/cmpen331/Homework/Homework4.htmlwo...

http://www.cse.psu.edu/~dheller/cmpen331/Homework/Homework4.htmlwords accepted#

Hypertext vs hypermedia, Hypertext vs Hypermedia     Hypertext is basic...

Hypertext vs Hypermedia     Hypertext is basically the similar as regular text - it can be stored, read, searched, or edited - with a significant exception: hypertext having co

What is internet routing hierarchy, Q. What is Internet Routing Hierarchy? ...

Q. What is Internet Routing Hierarchy? So how do packets find their way across Internet? Does every computer connected to Internet know where other computers are? Do packets ba

ERP, Benefits of implementing ERP

Benefits of implementing ERP

Explain erasable programmable rom (eprom) - computer memory, Explain Erasab...

Explain Erasable Programmable ROM (EPROM) - Computer Memory? An EPROM is a ROM that can be reprogrammed and erased. A little glass window is installed at the top of the ROM pac

Illustrate the purchase consummation activity, Illustrate the Purchase Cons...

Illustrate the Purchase Consummation activity? Purchase Consummation: This model lists three activities in the purchase consummation phase: • Receipt of product. • Pl

What is guard bits, What is guard bits? Guard bits are extra bits which...

What is guard bits? Guard bits are extra bits which are produced while the intermediate steps to yield maximum accuracy in the final results.

Explain network security, Explain network security. Network security me...

Explain network security. Network security means the security of networks and their services from unauthorized access, changes, destruction or disclosure. It gives for assuranc

What is a thread, What is a thread? A thread otherwise called a lightwe...

What is a thread? A thread otherwise called a lightweight process (LWP) is a basic unit of CPU utilization, it comprises of a thread id, a program counter, a register set and a

Describe five bit even parity checker, Describe five bit even parity checke...

Describe five bit even parity checker. Ans: Five bit even parity checker: EX-OR gates are utilized for checking the parity as they generate output 1, while the input ha

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd