Explain naming convention libraries, Computer Engineering

Assignment Help:

Explanation:-

Common used functions are placed in libraries. These are located in the SQABas32 subdirectory of the Robot working directory. A library is separated into three files, a header (.SBH), an implementation file (.SBL) and the compiled version (.SBX). Libraries are not necessarily bound to an AUT or feature.

Syntax for execution file
[ax]+[ShortName]+"sbl"

Syntax for header file
[ax]+[ShortName]+"sbh"

Examples
· axCommonUtilities.sbl
· axDBAccess.sbh
· axGuiMapper.sbl

 


Related Discussions:- Explain naming convention libraries

What is gdpro and magicdraw uml, What is GDPro and  MagicDraw UML GDP...

What is GDPro and  MagicDraw UML GDPro : This  is a full suite of code  management tools and UML. MagicDraw UML: UML diagrams fully support this: MagicDraw RConverter a

Performance and issues in pipelining-speedup, Performance and Issues in Pip...

Performance and Issues in Pipelining Speedup:   Firstly, we get the speedup factor that is we see how much speed up performance we get through pipelining. First we get the

What is a message in mqseries, A message is a string of bytes that has mean...

A message is a string of bytes that has meaning to the applications that use it Message = Header(s) + Application Data A message having of a header and the attached applicat

Ds, explain about relations

explain about relations

Why is segmented paging important, Why is segmented paging important (as co...

Why is segmented paging important (as compared to a paging system)? Paging can be super-imposed upon a segment oriented addressing mechanism to acquire efficient use of the mem

Explain logical shift micro-operations, Q. Explain logical shift Micro-oper...

Q. Explain logical shift Micro-operations? In logical shift data entering by serial input to left most or right most flip-flop (which depends on right or left shift operations

What is asynchronous dram, What is asynchronous DRAM? In asynchronous D...

What is asynchronous DRAM? In asynchronous DRAM, the timing of the memory device is controlled asynchronously. A specialized memory controller circuit gives the essential contr

.master-slave flip flop, JK, SR, D master FF 1)draw block diagram 2) combin...

JK, SR, D master FF 1)draw block diagram 2) combinational circuits using NOR & NAND gate thank you

C-programing, c-program for the minimum total number of shelves

c-program for the minimum total number of shelves

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd