Explain medium length lines, Electrical Engineering

Assignment Help:

Explain Medium length lines?

Medium length lines cover lines in the range of 50 to 150 miles (80 to 240 km). Due to the increased length of the line, the shunt capacitance of the line is significant and is included in the equivalent circuit model. Therefore, the line model may be represented by a π network, as shown in Figure.

1087_Explain Medium length lines.png

Using Kirchhoff's voltage and current laws, the π circuit gives:

VS = VR + Z I         (1)

I = IR + Y/2 VR      (2)

IS = I + Y/2 VS      (3)

To obtain VS and IS in terms of VR and IR , substitute equation (2) into (1) which gives:

VS = [(1 + ZY) / 2] VR + Z IR                                                    (4)

Substituting equations (4) and (2) into equation (3) and rearranging yields:

IS = [(1 + ZY) / 4] Y VR + [(1 + ZY) / 2] IR        (5)

Comparing equations (4) and (5) with equations gives the 2-port network constants as:

A = [(1 + ZY) / 2], B = Z

C = [(1 + ZY) / 4], D = [(1 + ZY) / 2] = A

Another way of representing a medium length line is by the Τ network shown in Figure. In this case:

VS = VC + Z/2 IS                                              (6)

VC = VR + Z/2 IR   and                          (7)

IS = IR + Y VC                                                   (8)

1583_Explain Medium length lines 2.png

As for the π network, equations (6-8) may be solved and rearranged to obtain VS and IS in terms of VR and IR as:

VS = [(1 + ZY) / 2] VR + [(1 + ZY) / 4] IR                                           (9)

IS = Y VR + [(1 + ZY) / 2] IR                                                                     (10)

This gives the 2-port network constants as:

A = [(1 + ZY) / 2], B = [(1 + ZY) / 4] Z

C = Y, D = [(1 + ZY) / 2] = A


Related Discussions:- Explain medium length lines

Doping, expalin process of doping how to do doping

expalin process of doping how to do doping

Explain the nand gates - microprocessor, Explain the NAND Gates - Microproc...

Explain the NAND Gates - Microprocessor? The NAND GATE is a AND gate with the output inverted. Consequently the outputs of a NAND gate would be the opposites of the outputs of a A

Continuity equation - zero electric field, Continuity Equation: Expla...

Continuity Equation: Explain continuity equation and discus the special case of continuity equation when concentration is independent of time and with zero electric field.

Determine modulation index, Q. If the output signal fromanAMmodulator is gi...

Q. If the output signal fromanAMmodulator is given by u(t) = 5 cos 1800 πt + 20 cos 2000 πt + 5 cos 2200 πt , determine: (a) The modulating signal m(t) and carrier c(t). (b)

Calculate the cost per bit for dram, A silicon foundry produced 1.2 million...

A silicon foundry produced 1.2 million 8-inch wafers in 1997; how many 600 mil die is that?  The foundry is scheduled to produce 20,000 12-inch wafers per month by the year 2001 us

Frequency synthesized signal generator, Q. what is frequency synthesized si...

Q. what is frequency synthesized signal generator? Describe its circuit in detail. OR Give the circuit details of frequency synthesizer also explain its working. OR

States kirchoff''s voltage law, States Kirchoff's Voltage Law Kirchoff...

States Kirchoff's Voltage Law Kirchoff's Voltage Law (KVL) describes in any closed loop in a network, the algebraic sum Figure of the voltage drops (i.e. products of current

Nop no operation instruction , NOP No Operation Instruction No operati...

NOP No Operation Instruction No operation  is performed  when this  instruction is executed. The instruction format is             NOP All  registers and flags  re

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd