Explain high level data link control, Computer Engineering

Assignment Help:

Explain High Level Data Link Control.

HDLC - it is High Level Data Link Control:

Protocol Overall explanation:

Layer 2 of the OSI model is the data link layer. One of the most common layers 2 protocols is the HDLC protocol. The fundamental framing structure of the HDLC protocol is demonstrated below:

HDLC uses zero deletion/insertion process (commonly termed as bit stuffing) to make sure that the bit pattern of the delimiter flag does not arise in the fields among flags. The HDLC frame is synchronous and hence relies on the physical layer to give method of clocking and synchronizing the reception and transmission of frames. The HDLC protocol is defined through ISO for utilization on both point-to-point and multipoint (multidrop) data links. This supports full duplex transparent-mode operation and is at this time extensively used in multipoint and computer both networks.

High Level Data Link Control has three operational modes as:

a) Normal Response Mode (NRM)

b) Asynchronous Response Mode (ARM)

c) Asynchronous Balanced Mode (ABM)


Related Discussions:- Explain high level data link control

How is the connectivity established in verilog, How is the connectivity est...

How is the connectivity established in Verilog when connecting wires of different widths? When connecting wires or ports of different widths, connections are right-justified, S

Define interrupt processing, Q. Define Interrupt Processing? On complet...

Q. Define Interrupt Processing? On completion of execution of an instruction machine checks whether there is any pending interrupt request for interrupts which are enabled. If

Largest and the second largest number, The largest and the second largest n...

The largest and the second largest number from a set of n distinct numbers can be found in    O (n)

Recent parallel programming models, A model for parallel programming is an ...

A model for parallel programming is an abstraction in addition its machine architecture is independent. A model is able to be implemented on different hardware and memory architect

Explain 32 to 1 multiplexer tree, Why is Multiplexer Tree needed? Draw ...

Why is Multiplexer Tree needed? Draw the block diagram of a 32:1 Multiplexer Tree and explain how input is directed to the output in this system. Ans. One of the possible

What is tri-state logic, Three Logic Levels are used and they are High, Low...

Three Logic Levels are used and they are High, Low, High impedance state. The high and low are normal logic levels & high impedance state is electrical open circuit conditions. Tri

Array of discount rates, Why do you think you are asked to do valuation giv...

Why do you think you are asked to do valuation given an array of discount rates? a.    Would it not be extra accurate to utilize, for intsnces , CAPM to calculate cost of equity

How will this difference b interpreted, How will this difference b interpre...

How will this difference b interpreted? When one pointer is subtracted from another pointer, the number of elements between the two pointers always includes the element pointed

Illustrate what is a astrophysics, Q. Illustrate what is a astrophysics? ...

Q. Illustrate what is a astrophysics? Answer:- Examine of galaxies, stars and the creation of the universe including predictions about how it will proceed from here.

Determine the firewall in intranet technology, Determine the firewall in In...

Determine the firewall in Intranet technology Firewall remains the basic foundation of Internet and Intranet security, for many users getting into the corporate Intranet would

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd