Explain high level data link control, Computer Engineering

Assignment Help:

Explain High Level Data Link Control.

HDLC - it is High Level Data Link Control:

Protocol Overall explanation:

Layer 2 of the OSI model is the data link layer. One of the most common layers 2 protocols is the HDLC protocol. The fundamental framing structure of the HDLC protocol is demonstrated below:

HDLC uses zero deletion/insertion process (commonly termed as bit stuffing) to make sure that the bit pattern of the delimiter flag does not arise in the fields among flags. The HDLC frame is synchronous and hence relies on the physical layer to give method of clocking and synchronizing the reception and transmission of frames. The HDLC protocol is defined through ISO for utilization on both point-to-point and multipoint (multidrop) data links. This supports full duplex transparent-mode operation and is at this time extensively used in multipoint and computer both networks.

High Level Data Link Control has three operational modes as:

a) Normal Response Mode (NRM)

b) Asynchronous Response Mode (ARM)

c) Asynchronous Balanced Mode (ABM)


Related Discussions:- Explain high level data link control

What is flash memory, Q. What is Flash Memory? This memory is other fo...

Q. What is Flash Memory? This memory is other form of semiconductor memory that was first introduced in mid-1980.  These memories can be reprogrammed at high speed and therefo

Advantage of using interrupt initiated data transfer, What is the advantage...

What is the advantage of using interrupt initiated data transfer over transfer under program control without interrupt? In the interrupt initiated data transfer, the processor

Explain synchronous dram, What is synchronous DRAM? Synchronous DRAM's ...

What is synchronous DRAM? Synchronous DRAM's are those whose operation is directly synchronized with a clock signal.

By which all systems are identified, In a LAN network every system is ident...

In a LAN network every system is identified by? In a LAN network all systems are identified through IP Address.

Design a 32:1 multiplexer, Design a 32:1 multiplexer using two 16:1 multipl...

Design a 32:1 multiplexer using two 16:1 multiplexers and a 2:1 multiplexer Ans. Design a 32 X 1 MUX by using two 16 X 1 MUX and one 2 X 1. Now here total 32 input lines

Define the internal users of system, Q. Define the Internal Users of system...

Q. Define the Internal Users of system? Internal Users are employees of business for that an information system is built. Illustration are clerical and service staff, technic

Illustrate 16-bit isa, Illustrate 16-bit ISA?  Compare it with 8-bit ISA bu...

Illustrate 16-bit ISA?  Compare it with 8-bit ISA bus.  The only difference between 8 and 16-bit ISA bus is that an extra connector is attached behind the 8-bit connector. 16-b

What is fish bone diagram, What is Fish Bone Diagram? Or Explain Ishikawa D...

What is Fish Bone Diagram? Or Explain Ishikawa Diagram. Fish Bone Diagram is also known as Ishikawa Diagram or Cause and Effect Diagram. It is known as Fish Bone Diagram be

How can common bus system be constructed, How can common bus system be cons...

How can common bus system be constructed A common bus system could be constructed using multiplexers. These multiplexers select source register whose binary information is then

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd