Explain high level data link control, Computer Engineering

Assignment Help:

Explain High Level Data Link Control.

HDLC - it is High Level Data Link Control:

Protocol Overall explanation:

Layer 2 of the OSI model is the data link layer. One of the most common layers 2 protocols is the HDLC protocol. The fundamental framing structure of the HDLC protocol is demonstrated below:

HDLC uses zero deletion/insertion process (commonly termed as bit stuffing) to make sure that the bit pattern of the delimiter flag does not arise in the fields among flags. The HDLC frame is synchronous and hence relies on the physical layer to give method of clocking and synchronizing the reception and transmission of frames. The HDLC protocol is defined through ISO for utilization on both point-to-point and multipoint (multidrop) data links. This supports full duplex transparent-mode operation and is at this time extensively used in multipoint and computer both networks.

High Level Data Link Control has three operational modes as:

a) Normal Response Mode (NRM)

b) Asynchronous Response Mode (ARM)

c) Asynchronous Balanced Mode (ABM)


Related Discussions:- Explain high level data link control

What are rimm, What are RIMM? RDRAM chips can be assembled into larger ...

What are RIMM? RDRAM chips can be assembled into larger modules known as RIMM. It can hold up to 16 RDRAM

What is memory mapped i/o, What is memory mapped I/O? When the I/O devi...

What is memory mapped I/O? When the I/O devices share the similar address space, the arrangement is known as memory mapped I/O.

Describe attributes and properties of system, System Analysis & Design ...

System Analysis & Design 1. Describe attributes, properties, and characteristics of system. 2. What do you mean by Organizational Aspects of System Life Cycles? Explain.

Determine the nand gate, Find out the two inputs when the NAND gate output ...

Find out the two inputs when the NAND gate output will be low. Ans. The output of NAND gate will be low if the two inputs are 11. The Truth Table of NAND gate is shown

Find the complement of following functions, Q. Find the complement of follo...

Q. Find the complement of following functions and reduce to minimum literals 1. (A+C+D) (A+C+D') (A+C'+D)(A+D') 2. ABC(ABC' + AB'C + A'BC) 3. AB + AB' + A'C +A'C'

Internal conditioning, types of internal conditioning with explanations and...

types of internal conditioning with explanations and examples

What are desirable features of an electronic market place, What are the des...

What are the desirable features of an Electronic Market Place? Features of an Electronic Market Place: 1. Its electronic and business center is not a physical building qu

Use of typewriters for multiple copies, Use of Typewriters for Multiple Cop...

Use of Typewriters for Multiple Copies : Offices frequently require copies of various letters and documents. The simplest method is to make the copies at the same time along with

Draw and elucidate the block diagram 8259, Draw and elucidate the block dia...

Draw and elucidate the block diagram of programmable interrupt controller 8259. The 8259A adds 8 vectored priority encoded interrupts to microprocessor. It can be expanded to 6

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd