Explain hardwired control organization, Computer Engineering

Assignment Help:

Q. Explain Hardwired control organization?

In the hardwired organization control unit is designed as a combinational circuit. The control unit is applied by gates, flip-flops, decoder and other digital circuits. Hardwired control units can be optimised for fast operations. Block diagram of control unit is displayed in Figure below. Major inputs to circuit are instruction register, clock, and flags. Control unit uses the opcode of instruction stored in IR register to perform various actions for various instructions. The Cu logic has unique logic input for every opcode. It simplifies the control logic. This control line selection can be executed by a decoder.

A decoder will have n binary inputs and 2n binary outputs. Every one of these 2n different input patterns will trigger a single unique output line. 

Clock part of the control unit issues a repetitive sequence of pulses for SS duration of micro-operation(s). These timing signals control the sequence of execution of instruction as well as determine what control signal requires to applied at what time for instruction execution. 

715_Explain Hardwired control organization.png

Figure: Block Diagram of Control Unit Operation


Related Discussions:- Explain hardwired control organization

What is verification method, The verification method states how Robot compa...

The verification method states how Robot compares the baseline data captured while recording with the data captured during playback.

Operation of micro controller, Consider the hardware design as shown. Withi...

Consider the hardware design as shown. Within the target system the EPROM would contain the hex data as shown below   Address  Assembly code   8000             86   8001

Why is segmented paging important, Why is segmented paging important (as co...

Why is segmented paging important (as compared to a paging system)? Paging can be super-imposed upon a segment oriented addressing mechanism to acquire efficient use of the mem

Difficulties - canonical genetic algorithm, Difficulties - canonical geneti...

Difficulties - canonical genetic algorithm: Therefore the first big problem we face whether designing an "AI" agent to perform a GA-style search is how to represent the soluti

Explain procedure level of parallel processing, Procedure Level Here, p...

Procedure Level Here, parallelism is obtainable in the form of parallel executable procedures. In that case, design of algorithm plays a key role. E.g. every thread in Java is

Find out the decimal equivalent of binary number, The decimal equivalent of...

The decimal equivalent of Binary number 10101 is ? Ans. 1x2 4 + 0x2 3 +1x2 2 +0x2 1 + 1x2 0 = 16 + 0 + 4 + 0 + 1 = 21.

Data Warehousing Job Scheduling, 1) Define a job scheduling strategy that w...

1) Define a job scheduling strategy that will meet business requirement of reporting availability by 6am CST for the following cubes? Show the job scheduling dependencies in a pict

Applications of generic framework for electronic commerce, How are the appl...

How are the applications of generic framework for electronic commerce performed? To perform applications, this is essential to have Supporting Information and Organizational In

Relation ship, what is relationship among objects in software engineering??...

what is relationship among objects in software engineering??

Which one logic gate can generate any logic function, A universal logic gat...

A universal logic gate is one, which can be used to generate any logic function.  Which one is a universal logic gate? Ans. NAND gate is a universal logic gate; it can generate

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd