Explain hardwired control organization, Computer Engineering

Assignment Help:

Q. Explain Hardwired control organization?

In the hardwired organization control unit is designed as a combinational circuit. The control unit is applied by gates, flip-flops, decoder and other digital circuits. Hardwired control units can be optimised for fast operations. Block diagram of control unit is displayed in Figure below. Major inputs to circuit are instruction register, clock, and flags. Control unit uses the opcode of instruction stored in IR register to perform various actions for various instructions. The Cu logic has unique logic input for every opcode. It simplifies the control logic. This control line selection can be executed by a decoder.

A decoder will have n binary inputs and 2n binary outputs. Every one of these 2n different input patterns will trigger a single unique output line. 

Clock part of the control unit issues a repetitive sequence of pulses for SS duration of micro-operation(s). These timing signals control the sequence of execution of instruction as well as determine what control signal requires to applied at what time for instruction execution. 

715_Explain Hardwired control organization.png

Figure: Block Diagram of Control Unit Operation


Related Discussions:- Explain hardwired control organization

Grapgh, representation of the adjacency matrix and adjacency list

representation of the adjacency matrix and adjacency list

Why do we need dma, Why do we need DMA? DMA is used to transfer the blo...

Why do we need DMA? DMA is used to transfer the block of data directly among an external device and the main memory without the continuous intervention by the processor.

Recordable cds and dvds, Optical disk becomes an attractive alternative for...

Optical disk becomes an attractive alternative for backing up information from hard disk drives and employs large text, audio and video data. Advent of CD-ROM-R and DVD-ROM-R has b

What are the various functional verification methodologies, What are the va...

What are the various functional verification methodologies Ans: TLM (Transaction Level Modelling) Linting RTL Simulation (Environment  involving  :  stimulus  generators,

Show the Features of parallel virtual machine, Q. Show the Features of para...

Q. Show the Features of parallel virtual machine? Easy to install; Easy to configure; Multiple users each can use PVM concurrently; Multiple applications fro

Where signalling transfer point exist, Signalling transfer point (STP) exis...

Signalling transfer point (STP) exist in (A) Strowger exchange                  (B)  SS7 (C)  Local area network                 (D)  PABX Ans: STP that is stand f

Algorithm to insert a key in b-tree, Algorithm to insert a key in B-tree is...

Algorithm to insert a key in B-tree is as follows: 1.  First search is completed for the place where the new record must be put. As the keys are inserted, they are sorted into

Explain three-way handshake mechanism, Explain Three-Way Handshake Mechanis...

Explain Three-Way Handshake Mechanism used by TCP to terminate a Session reliably. Just to guarantee that connection is sets up or terminated reliably, transfer control protoco

Define a protocol when an error recovery develop for a link, Suppose you ha...

Suppose you have to develop an error recovery protocol for a link that is unreliable and delay sensitive, which of the following protocol would you choose? (i) Stop & wait.

Calculate the blocking probability of three stage network, A three stage ne...

A three stage network is designed with the following parameters: M=N=512, p = q = 16 and α = 0.65. Calculate the blocking probability of the network, if s=16. Symbols carry th

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd