Explain fixed arithmetic pipelines, Computer Engineering

Assignment Help:

Fixed Arithmetic pipelines

We take the illustration of multiplication of fixed numbers. Two fixed point numerals are added by ALU (Arithmetic and logic unit) using shift and add operations. This serial execution makes multiplication a slow process. If we look at the multiplication procedure carefully then we study that this is the procedure of adding the multiple copies of shifted multiplicands as displayed below:

1397_Fixed Arithmetic pipelines.png

Now we can recognize the subsequent phases for pipeline:

  • The first phase produces the partial product of the numbers that forms the six rows of shifted multiplicands.
  • In second phase the six numbers are specified to two CSAs merging into four numbers.
  • In third phase there is a single CSA merging numbers into 3 numbers.
  • In fourth phase there is a single number merging three numbers in 2 numbers.
  • In fifth stage the final two numbers are added by a CPA to obtain the final product.

These phases have been implemented by means of CSA tree as displayed in Figure below.

1080_Fixed Arithmetic pipelines 1.png

Figure: Arithmetic pipeline for Multiplication of two 6-digit fixed numbers


Related Discussions:- Explain fixed arithmetic pipelines

Iscuss the various functions of telephone switching systems, Discuss the va...

Discuss the various functions of telephone switching systems. Telephone switching system's functions are as follows: (i) Attending: The system should be continually monito

Mpi communications, We have to use 3 MPI communications: Plz the code in C+...

We have to use 3 MPI communications: Plz the code in C++     1.  MPI_Scatter 2.  MPI_Alltoall 3.  MPI_Gather     **The length of the array will be determined by the user Fir

What do you mean by processor arrangements, Q. What do you mean by Processo...

Q. What do you mean by Processor Arrangements? It is a very common event in data parallel programming to combine many processors to execute specific tasks. To achieve this obje

Open system interconnection networking model, Q. Open System Interconnectio...

Q. Open System Interconnection Networking Model? An open system is a model which allows any two different systems to communicate regardless of their underlying architecture. Th

Define both fork and vfork, How and when race conditions happen in process ...

How and when race conditions happen in process control? How can it be avoided? b. Differentiate among following functions giving related syntax: (i) fork and vfork (ii) w

What about page footer, By default, this page is quite barren. Though, go e...

By default, this page is quite barren. Though, go explore the Query Page some more; you will search that you can store numerous queries on the server, so if you regularly run a cer

Explain the term confidentiality - firewall design policy, Explain the term...

Explain the term Confidentiality - Firewall Design Policy Whilst some corporate data is for public consumption, the vast majority of it should remain private.

Clarify the operation of iret instruction, Clarify the operation of IRET in...

Clarify the operation of IRET instruction.  What memory locations comprise the vector for an INT 34 instruction? Interrupt return (IRET) instruction is used only with hardware

Hardware design of a typical system, Motorola 68HC11 series is a family of ...

Motorola 68HC11 series is a family of micro controllers , each device contains slightly different  functional blocks , however they are all based around the same microprocessor nam

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd