Explain fixed arithmetic pipelines, Computer Engineering

Assignment Help:

Fixed Arithmetic pipelines

We take the illustration of multiplication of fixed numbers. Two fixed point numerals are added by ALU (Arithmetic and logic unit) using shift and add operations. This serial execution makes multiplication a slow process. If we look at the multiplication procedure carefully then we study that this is the procedure of adding the multiple copies of shifted multiplicands as displayed below:

1397_Fixed Arithmetic pipelines.png

Now we can recognize the subsequent phases for pipeline:

  • The first phase produces the partial product of the numbers that forms the six rows of shifted multiplicands.
  • In second phase the six numbers are specified to two CSAs merging into four numbers.
  • In third phase there is a single CSA merging numbers into 3 numbers.
  • In fourth phase there is a single number merging three numbers in 2 numbers.
  • In fifth stage the final two numbers are added by a CPA to obtain the final product.

These phases have been implemented by means of CSA tree as displayed in Figure below.

1080_Fixed Arithmetic pipelines 1.png

Figure: Arithmetic pipeline for Multiplication of two 6-digit fixed numbers


Related Discussions:- Explain fixed arithmetic pipelines

Same reg variable in an always block, What value is inferred when multiple ...

What value is inferred when multiple procedural assignments made to the same reg variable in an always block? When  there  are  multiple  nonblocking  assignments  made  to  th

Secondary storage - computer architecture, Secondary storage: Secondar...

Secondary storage: Secondary storage (or external memory) differs from primary storage in that aspect it is not accessible by the CPU directly. The computer typically uses its

Computer architecture, 6.How can we improve the performance of pipeline pro...

6.How can we improve the performance of pipeline processing

Output comparators, Output comparators are used in  Theses are used in ...

Output comparators are used in  Theses are used in Dynamic testing of single and multiple module.

Design an or to and gates combinational network, Q. Design an OR to AND gat...

Q. Design an OR to AND gates combinational network for the following Boolean expression:   ABCD + A'BC'D + A'BC'D' + A'BCD + (A'B'C'D' + AB'CD) Two terms in parenthesis are Don

Important parameters for transmitting data, For this project, we hope to us...

For this project, we hope to use the basic idea of InfraRed (IR) communication for our television in ES103.  In ES103, we have a Sony large-screen television that we hope to commun

Define superscalar processors, In scalar processors just one instruction is...

In scalar processors just one instruction is implemented per cycle which means just one instruction is issued for each cycle and only that one instruction is completed however the

Superscalar processors, Superscalar Processors In scalar processors, on...

Superscalar Processors In scalar processors, only one instruction is implemented per cycle. That means only single instruction is issued per cycle and only single instruction i

What do you mean by e-cash, What do you mean by E-cash? E-Cash and it...

What do you mean by E-cash? E-Cash and its Properties:  Ecash is cash which is represented by two models. One is the on-line form of e-cash which allows for the completi

Computer architecture, Explain division and its restoring and non-restoring...

Explain division and its restoring and non-restoring techniques?

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd