Explain dma and interrupt breakpoints, Computer Engineering

Assignment Help:

Q. Explain about DMA and Interrupt Breakpoints?

DMA interface transfers complete block of data one word at a time directly to or from memory without going through processor. When transfer is complete, DMA interface transmits an interrupt signal to processor. So in DMA processor involvement can be restricted at beginning and end of transfer that can be displayed as in figure above. However question is when should DMA take control of bus?

For this we would recall phenomenon of execution of an instruction by processor. Figure below displays five cycles for an instruction execution. Figure also displays five points where a DMA request can be responded to and a point where interrupt request can be responded to. Please note an interrupt request is acknowledged only at one point of an instruction cycle and that is at interrupt cycle.  

2496_Explain DMA and Interrupt Breakpoints.png

Figure: DMA and Interrupt Breakpoints


Related Discussions:- Explain dma and interrupt breakpoints

Two methods of copying a information document, There are basically two meth...

There are basically two methods of copying: Photocopying This is a modified development of photography. It is quite expensive and slow and is not often used for routine rep

The 2''s complement of the decimal number, What is the 2's complement of th...

What is the 2's complement of the number 1101101 ? Ans. 0010011 is the 2's complement of the number 1101101. As 1's complement of the number 1101101 is 0010010 and 2's comple

Implemented in a program developed for sorting , A student counted up the n...

A student counted up the number of statements implemented in a program developed for sorting n integers and came up with a recurrence of the form: T(n) = a * n + b + 2T(n/2), an

What is a convertor?, Converter is an application that converts distance me...

Converter is an application that converts distance measurements among metric and U.S units.

What is a binary tree, What is a binary tree? A binary tree 'T' is desc...

What is a binary tree? A binary tree 'T' is described as A finite set of elements, known as nodes, such that: either (i) or (ii) happens: (i) T is empty (known as the 'nu

How many two-input AND and OR gates are required to realize , How many two-...

How many two-input AND and OR gates are required to realize Y=CD+EF+G ? Ans. Y=CD+EF+G No. of two i/p AND gates=2 No. of two i/p OR gates = 2 One OR gate to OR CD and EF

Computer to computer transmission of structured data, Computer to computer ...

Computer to computer transmission of structured data using standardised documentation is known as Electronic data interchange (EDI).

What are the event key words in interactive reporting, What are the event k...

What are the event key words in interactive reporting? Event Keyword                                                 Event AT LINE-SELECTION         Moment at which the u

Find out the number of control lines for 32 to 1 multiplexer, The number of...

The number of control lines for 32 to 1 multiplexer is ? Ans. For 32 (2 5 ) the number of control lines and to select one i/p between them total 5 select lines are needed.

Comparator, 6 bit magnitude comparator

6 bit magnitude comparator

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd