Already have an account? Get multiple benefits of using own account!
Login in your account..!
Remember me
Don't have an account? Create your account in less than a minutes,
Forgot password? how can I recover my password now!
Enter right registered email to receive password!
Q. Explain about DMA and Interrupt Breakpoints?
DMA interface transfers complete block of data one word at a time directly to or from memory without going through processor. When transfer is complete, DMA interface transmits an interrupt signal to processor. So in DMA processor involvement can be restricted at beginning and end of transfer that can be displayed as in figure above. However question is when should DMA take control of bus?
For this we would recall phenomenon of execution of an instruction by processor. Figure below displays five cycles for an instruction execution. Figure also displays five points where a DMA request can be responded to and a point where interrupt request can be responded to. Please note an interrupt request is acknowledged only at one point of an instruction cycle and that is at interrupt cycle.
Figure: DMA and Interrupt Breakpoints
Q. Benefits of traditional hard disks and CD-ROM? CD-ROM is suitable for distribution of large amounts of data to a large number of users. CD-ROMs are a general medium these da
Time synchronization is necessary in? Time synchronization is essential in TDM.
Explain Client Server Model. In the client- server model, communication usually takes the form of a request message from the client to the server asking for several works to be
What is the difference between proc. sent BY VAL and By Ref? BY VAL: Alters will not be reflected back to the variable. By REF: Alters will be reflected back to that variab
With reference to telephone traffic, explain the terms BHCR. BHCR: Busy hour calling rate is explained as the average number of calls originated through a subscriber througho
deque insertion and deletion ..
applications of context free grammar
How many two-input AND and OR gates are required to realize Y=CD+EF+G ? Ans. Y=CD+EF+G No. of two i/p AND gates=2 No. of two i/p OR gates = 2 One OR gate to OR CD and EF
Q. Show the Process Management for parallel virtual machine? Process Management int pvm_mytid( void ) Returns the tid of the calling process. Tid values les
Why is Translation Look-aside Buffers (TLBs) important? The implementation of page-table is completed in the following manner: Page table is maintained in main memory.
Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!
whatsapp: +91-977-207-8620
Phone: +91-977-207-8620
Email: [email protected]
All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd