Already have an account? Get multiple benefits of using own account!
Login in your account..!
Remember me
Don't have an account? Create your account in less than a minutes,
Forgot password? how can I recover my password now!
Enter right registered email to receive password!
Q. Explain about DMA and Interrupt Breakpoints?
DMA interface transfers complete block of data one word at a time directly to or from memory without going through processor. When transfer is complete, DMA interface transmits an interrupt signal to processor. So in DMA processor involvement can be restricted at beginning and end of transfer that can be displayed as in figure above. However question is when should DMA take control of bus?
For this we would recall phenomenon of execution of an instruction by processor. Figure below displays five cycles for an instruction execution. Figure also displays five points where a DMA request can be responded to and a point where interrupt request can be responded to. Please note an interrupt request is acknowledged only at one point of an instruction cycle and that is at interrupt cycle.
Figure: DMA and Interrupt Breakpoints
Q. Define Opcode and Operands? The most common fields which are found in instruction formats are: Opcode: (What operation to perform?) An operation code field cal
Explain Sequential sharing. Sequential sharing: In this technique of sharing, a file can be shared through only one program at a time, it is file accesses by P1 and P2 are
Q. Fundamental components of a CPU? The two fundamental components of a CPU are control unit and arithmetic and logic unit. The control unit of CPU selects and interprets progr
The Need Of Parallel Computation With the advancement of computer science (CS), computational speed of the processors has also improved many a time. Moreover, there is certain
Define Process. Process: It is a program in execution; process execution should progress into sequential fashion. Process contains: program counter stack dat
. NET is Compile Time OR RunTime Environment? .Net's framework has CLS,CTS and CLR.CTS checks declaration of types at the time when u write code and CLS explains some rules a
Superscalar architecture was designed to increase the speed of the scalar processor. But it has been realized it's not easy to apply. Subsequent are a number of problems faced in t
Sequential Logic Gates SR flip flop 1)
An ActiveX interface is a group of linked functions that are grouped together
Q. Describe the Horizontal Frequency or cycle? Horizontal Frequency: The time to scan one line connecting the right edge to left edge of the screen horizontally is known as t
Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!
whatsapp: +91-977-207-8620
Phone: +91-977-207-8620
Email: [email protected]
All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd