Explain dataflow computing, Computer Engineering

Assignment Help:

DATAFLOW COMPUTING

A substitute to the Von Neumann model of calculation is dataflow computation model. In the dataflow model, control is tied to flow of data. Order of instructions in the program not plays any role on execution order. Execution of an instruction may take place when all the data needed by an instruction are available. Data is in continuing flow independent of reusable memory cells in addition its availability begins execution. Because, data is obtainable for various instructions at same time, these instructions are able to be executed in parallel. 

For the reason of using parallelism in calculation, Data Flow Graph notation is used to signify computations. In data flow graph, nodes represent commands of the program as well as edges represent data dependency among instructions.  As an example, the dataflow graph for instruction z = w × (x + y) is shown in Figure below

 

1838_Explain dataflow computing.png

Figure: DFG for z = w × (x+y)

Data moves on edges of the graph in form of data tokens that comprise data values and status information. The asynchronous parallel calculation is determined by the firing rule that is expressed by means of tokens: a node of DFG can fire if there is a token on every of its input edges. If node fires then it consumes the input tokens, executes the connected operation and places result tokens on output edge. Graph nodes may be single instructions or tasks comprising multiple instructions. The benefit of the dataflow concept is that nodes of DFG may be self scheduled. Though, the hardware maintains to identify the availability of important data is much more complicated than von Neumann model. The Illustration of dataflow computer comprises MIT Tagged Token Data Flow architecture and Manchester Data Flow Machine.


Related Discussions:- Explain dataflow computing

Difference between the testing and verification, Difference between the tes...

Difference between the testing and verification. Verification proves conformance with a specification. Testing tries to find cases where the system does not meet its specifi

Explain how the different access methods work, Question: (a) Primary an...

Question: (a) Primary and secondary memory differs in their way they access data: (i) Mention the four generic access methods usually present in a computer system. (ii) E

Various connectivity option available to internet subscriber, What are the ...

What are the various connectivity options available to Internet Subscribers? Internet Connectivity Options: Internet access is perhaps one of the most admired services that

Assessing heuristic searches , Assessing Heuristic Searches: Given a p...

Assessing Heuristic Searches: Given a particular problem you want to build an agent to solve, so there may be more than one way of justifying it as a search problem, more than

Predicates - first-order logic, Predicates - first-order logic: First ...

Predicates - first-order logic: First and foremost in first-order logic sentences, because predicates. Hence the indications of that some things are related in some way. So af

Phython, super ascii string checker

super ascii string checker

What are addressing modes, What are Addressing Modes Many of instructio...

What are Addressing Modes Many of instructions that a computer actually executes during running of a program concern movement of data to and from memory. It is not possible sim

Variable-partition multiprogramming, Choose the descriptions below with the...

Choose the descriptions below with the most appropriate memory management scheme (A through D).  Solutions may be used once, more than once, or not at all. A.     Fixed-partitio

Difference between blocking and non-blocking, Difference between blocking a...

Difference between blocking and non-blocking Verilog  language  has  two  forms  of  the  procedural  assignment  statement:  blocking  and  nonblocking. The two are distinguis

Design a half adder, Q. Design a half adder? In half adder inputs are: ...

Q. Design a half adder? In half adder inputs are: The augend let's say 'x' and addend 'y' bits. The outputs are sum 'S' and carry 'C' bits. Logical relationship betwee

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd