Explain cpu based exchange, Computer Engineering

Assignment Help:

Explain CPU based exchange.

CPU Based Exchange: All the control equipment is replaced with a single processor that must be quite powerful, in centralized control. This should be able of processing 10 to 100 calls per second, depending upon the load on the system, and performing simultaneously of many other ancillary tasks. A usual control configuration of an ESS by using centralized SPC is demonstrated in figure. A centralized SPC configuration may utilize more than one processor for redundancy reasons. Though, there are a large number of services that can be offered by CPU based exchange, they might be grouped under four wide categories.

1157_Typically CPU Based Exchange.png

FIG - Typically CPU Based Exchange

1. Services related with the calling subscribers and designed to decrease the number of dialing errors and the time spent on dialing.

2. Services related with the called subscriber and designed to raise the call completion rate.

3. Services including more than two parties.

4. Various types of services.

These new services are termed as supplementary services and several of the prominent ones are given below as:

 Category 1:

  • Recorded number calls or no dialing calls
  • Abbreviated dialing
  • Call back while free.

Category 2:

  • Operator answer.
  • Call forwarding

Category 3:

  • Call waiting
  • Calling number record
  • Conference calls.
  • Consultation hold

Category 4:

  • STD barring
  • Automatic alarm
  • Malicious call tracing

Issues commands of a subscriber to an exchange to deactivate or activate a service, record or solicit an acknowledgement or clear data in the subscriber line data area from the exchange. As an illustration, a user may enable or disable STD service on his line by using a command. A command may be or not have data related with this. The number of digits in the data, while present, may vary depending on the command. As an effect, subscriber commands are designed to be of variable length requiring the use of an end-of-command symbol.


Related Discussions:- Explain cpu based exchange

Observing the existing system first hand, Observing the existing system fir...

Observing the existing system first hand This involves watching personnel using the existing system to find out precisely how it works. There are a number of disadvantages as

Explain the working of a demultiplexer, Explain the working of a demultiple...

Explain the working of a demultiplexer with the help of an example. Ans: 1:4 Demultiplexer: Fig.(a) demonstrates the logic circuit of a 1:4 demultiplexer. This has two NOT

is risc always fast, It is fast because it has got separate program and da...

It is fast because it has got separate program and data memory(highly pipelined architecture)

Define hit ratio, Define Hit ratio. The performance of cache memory is ...

Define Hit ratio. The performance of cache memory is frequently measured in terms of quantity called hit ratio. Hit-Find a word in cache. Miss-Word is not found in cache.

What is single program multiple data, Q. What is Single Program Multiple Da...

Q. What is Single Program Multiple Data (SPMD) SPMD is in fact a "high level" programming model which can be built on any arrangement of previously described parallel programmi

Micro-operation concepts, We have determined the general architecture and r...

We have determined the general architecture and register set of MIPS microprocessor. Our subsequent task is to look at functionality of ALU, the CU and how an instruction is execut

Explain what is meant by a bus, Question: (a) Comment on the general s...

Question: (a) Comment on the general structure of the IAS Computer, illustrate your answer using a diagram. (b) (i) Define CPU time. (a) (ii) A program runs in 10

Explain the following gray code, Q. Explain the following: a) Gray code ...

Q. Explain the following: a) Gray code b) Parity code c) Overflow Q. Give the counting up to 30 in Base 5. Q. Convert (175.6)8 into Gray code and Excess-3 code.

Define process of instruction execution, Instruction execution is performed...

Instruction execution is performed in CPU registers. Although before we define process of instruction execution let's first give details on Registers (temporary storage location in

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd