Explain common collector configuration, Electrical Engineering

Assignment Help:

Q. Explain common collector configuration?

It is called the common-collector configuration because (ignoring the power supply battery) both the signal source and the load share the collector lead as a common connection point:

1952_Explain common collector configuration.png

Since the emitter lead of a transistor is the one handling the most current (the sum of base and collector currents, since base and collector currents always mesh together to form the emitter current), it would be reasonable to presume that this amplifier will have a very large current gain .the current gain for a common-collector amplifier is quite large, larger than any other transistor amplifier configuration.

638_Explain common collector configuration1.png



conditions where the transistor is conducting. Cutoff occurs at input voltages below 0.7 volts, and saturation at input voltages in excess of battery (supply) voltage plus 0.7 volts. Because of this behavior, the common-collector amplifier circuit is also known as the voltage-follower or emitter-follower amplifier. This amplifier configuration has a voltage gain of slightly less than 1In the common-collector configuration, though, the load is situated in series with the emitter, and thus its current is equal to the emitter current. With the emitter carrying collector current and base current, the load in this type of amplifier has all the current of the collector running through it plus the input current of the base. This yields a current gain of ? plus 1:

2119_Explain common collector configuration2.png


Related Discussions:- Explain common collector configuration

Register addressing , Register Addressing In this  mode the operand ar...

Register Addressing In this  mode the operand are microprocessors  registers only i, e  the operations is performed  within  various  registers of the  microprocessors  only.

Describe the design procedure of oai 321 cell at transistor, Obtain express...

Obtain expressions for the drain source current in an n-channel MOS transistor in terms of terminal voltages and transistor parameters. Indicate reasons why, for deep sub micron t

Delay time - power semiconductor devices , Delay time ( t d ) Initiall...

Delay time ( t d ) Initially a thyristor  remains  in forward  blocking  stat when  anode to cathode forward  voltage  is applied  and gate  to cathode circuit is opened. As t

Nodal Analysis, sample problem and solutions with answer

sample problem and solutions with answer

Signals & systems, transformation of independent variable e.g. time related...

transformation of independent variable e.g. time related explaination

TTL NAND gate, Q. Explain working of TTL NAND gate? The TTL logic famil...

Q. Explain working of TTL NAND gate? The TTL logic family uses only transistors instead of a combination of transistors and diodes. TTL has the same high and low ranges as DTL.

Analysis on solar charging system buck converter with VMC, PLS WRITE THE IN...

PLS WRITE THE INTRODUCTION, METHODOLOGY AND LITERATURE REVIEW

Chemical vapour deposition, Explain chemical vapour deposition method for t...

Explain chemical vapour deposition method for the preparation of nanomaterial and its properties

1 to 8 demux, hello... i want to design a 1 to 8 demux with 4bit inputs and...

hello... i want to design a 1 to 8 demux with 4bit inputs and output. but i dont know the architecture in gate level. please help me... in fact, i need the architecture in gate lev

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd