Explain common collector configuration, Electrical Engineering

Assignment Help:

Q. Explain common collector configuration?

It is called the common-collector configuration because (ignoring the power supply battery) both the signal source and the load share the collector lead as a common connection point:

1952_Explain common collector configuration.png

Since the emitter lead of a transistor is the one handling the most current (the sum of base and collector currents, since base and collector currents always mesh together to form the emitter current), it would be reasonable to presume that this amplifier will have a very large current gain .the current gain for a common-collector amplifier is quite large, larger than any other transistor amplifier configuration.

638_Explain common collector configuration1.png



conditions where the transistor is conducting. Cutoff occurs at input voltages below 0.7 volts, and saturation at input voltages in excess of battery (supply) voltage plus 0.7 volts. Because of this behavior, the common-collector amplifier circuit is also known as the voltage-follower or emitter-follower amplifier. This amplifier configuration has a voltage gain of slightly less than 1In the common-collector configuration, though, the load is situated in series with the emitter, and thus its current is equal to the emitter current. With the emitter carrying collector current and base current, the load in this type of amplifier has all the current of the collector running through it plus the input current of the base. This yields a current gain of ? plus 1:

2119_Explain common collector configuration2.png


Related Discussions:- Explain common collector configuration

Wye -delta conversion, how to write theory background on practical about t...

how to write theory background on practical about this topic.

Digital electronics, Design a 4-bit synchronous counter that has the follow...

Design a 4-bit synchronous counter that has the following sequence: 0 ?4? 9?12 ? 14 ?15 and repeat using: i) JK FF ii)D FF

Asic based new product development project, Assume you are working for an S...

Assume you are working for an SME operating in the microelectronics sector. You are required to plan a new product development project. This is an internal project, so it does not

Explain memory mapped i/o scheme, Explain Memory Mapped I/O Scheme. Me...

Explain Memory Mapped I/O Scheme. Memory Mapped I/O Scheme: In such scheme there is only one address space. These address space is defined as all possible addresses which m

Output characteristics , Output Characteristics The output  or drain  ...

Output Characteristics The output  or drain  characteristic of N - Channel  power MOSFET. When gate  is made positive with respect to the source an N type  channel  is formed

Explain iron and silicon iron alloys, Explain iron and silicon iron alloys....

Explain iron and silicon iron alloys. Iron: Galvanised steel and iron wires that are usually used for earth conductor in low voltage distribution systems may also be utilize

Current through each resistor for the networking, Find the current through ...

Find the current through each resistor for the networking below using Mesh Analysis and Nodal Analysis.

Common-drain jfet amplifier, Q. Common-Drain JFET Amplifier? Figure (a)...

Q. Common-Drain JFET Amplifier? Figure (a) shows a CD JFET amplifier in which resistors R 1 , R 2 , and R SS are selected by the bias design, and capacitors CG and CS are chos

In the circuit, see figure on this link: http://tinypic.com/r/1zodevk/8. ...

see figure on this link: http://tinypic.com/r/1zodevk/8. A. j400 I1-j1200 I2 (A) B. -j400 I1+j1600 I2 (A) C. j400 I1+j400 I2 (A) D. -j400 I1-j400 I2 (A)

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd