Explain classless inter-domain routing, Computer Engineering

Assignment Help:

Explain Classless Inter-Domain Routing.

It is a new addressing scheme for the internet that permits for more efficient allocation of IP addresses than old class A, B and C addressing scheme. In place of being restricted to network identifier or prefixes of 8, 16, or 24 bits, CIDR at present uses prefixes wherever from 13 to 27 bits. Therefore, block of addresses can be allocated to a network as small as 32 hosts or to such with 500,000 hosts. It permits for address assignments which much more closely fit an organization's specific require.

A CIDR address contains the standard 32- bit address and also information on how many bits are utilized for the network prefix. For illustration in CIDR address 206.13.01.48/25, the /25 shows that the first 25 bits are used to recognize unique network leaving the remaining bits to identify the exact host.


Related Discussions:- Explain classless inter-domain routing

BCD ADDER, create a BCD adder combinational ckt. that adds 2 digit BCD inpu...

create a BCD adder combinational ckt. that adds 2 digit BCD inputs

What is applying of an open source systems, What is applying of an Open Sou...

What is applying of an Open Source Systems?   No licensing issues No initial cost Speed of Access Openness and Transparency

Capacity and performance of storage - computer architecture, Capacity: ...

Capacity: Raw capacity Total amount of stored information that a medium or storage device can hold is expressed as a quantity of bytes and bits (for example 10.4 megabyte

What are the event key words in interactive reporting, What are the event k...

What are the event key words in interactive reporting? Event Keyword                                                 Event AT LINE-SELECTION         Moment at which the u

Hardware interrupts - computer architecture, Hardware interrupts: Har...

Hardware interrupts: Hardware interrupts -from I/O devices, processor, memory Software interrupts-produced by a program. Direct Memory Access (DMA)  Interrupt or Poll

Buses - computer architecture, Buses: Execution of 1 instruction ne...

Buses: Execution of 1 instruction need the following 3 steps to be performed by the CPU: I.  Fetch the contents of the memory location pointed at by the computer syst

Unit resolution, Unit Resolution: By assuming that we knew the sentenc...

Unit Resolution: By assuming that we knew the sentence as "Tony Blair is prime minister or may the moon is made of blue cheese", is true or we later found out that the moon is

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd