Explain briefly programmable interval timer 8254, Electrical Engineering

Assignment Help:

Explain with proper diagram all the six modes of operation of programmable interval timer 8254.

Mode 0: The output in mode 0 is initially low, and will stay low for the period of the count if GATE = 1.

Width of low pulse = N×T

Here N is the clock count loaded into counter, and T is the clock period of the CLK input.

If the terminal count is reached, the output will go high and stay in high till a new control word or new count number is loaded in it. In mode 0, if GATE input becomes low at the middle of the count then, the count will stop and the output will be low. Therefore count resumes as the gate becomes high again. It in effect adds to the total time the output is low.

Mode 1: It is also termed as hardware triggerable one-shot. The triggering should be done through the GATE input through sending a 0-to-1 pulse to this. The following two steps should be performed as:

  • Load that count registers.
  • A 0-to-1 pulse should be sent to the GATE input to trigger that counter.

Contrast it with mode 0, wherein the counter produces the output immediately after the counter is loaded as long as GATE = 1.In this mode after sending the 0-to-1 pulse to GATE, OUT turns into low and stays low for a duration of N×T, after that becomes high and stays high till the gate is triggered again.

Mode 2: It is also termed as divide-by-N counter. In mode 2, if GATE = 1, OUT will be high for the N×T clock period and goes low for only one clock pulse, so the count is reloaded automatically, as well as the process continues indefinitely.

Mode 3: In mode 3 if GATE = 1, OUT is a square wave here the high pulse is equal to the low pulse when N is an even number. Then the high part and low part of the pulse have the similar duration and are equal to (N/2)×T (50% duty cycle). When N is an odd number, the high pulse is one clock pulse longer.

Mode 3 is extensively used as a frequency divider and audio-tone generator.

Mode 4: In mode 4 if GATE = 1, the output will go high upon loading the count. This will stay high for the duration of N×T. After this count reaches zero (terminal count), this becomes low for one clock pulse, after that goes high again and stays high till a new count or new command word is loaded. To repeat the strobe, the count should be reloaded again. Mode 4 is same to mode 2, except which the counter is not reloaded automatically. In mode 4, the count starts the moment the count is written in the counter.

Mode 5: It is similar to mode 4 except that the trigger should be done with the GATE input. In mode 5 after the count is loaded, we should send a low-to-high pulse to the gate to start the counter.


Related Discussions:- Explain briefly programmable interval timer 8254

Determine the value of the capacitance in single phase, Q. Three loads in p...

Q. Three loads in parallel are supplied by a single phase 400-V, 60-Hz supply: Load A: 10 kVA at 0.8 leading power factor Load B: 15 kW at 0.6 lagging power factor Load C:

Explain the term simplex transmission, Explain the term simplex transmissio...

Explain the term simplex transmission. Data in a simplex channel is always one method. Simplex channels are not frequently used because this is not possible to send back error

Characteristics of common source amplifier, Characteristics of Common Sou...

Characteristics of Common Source Amplifier At low frequencies and by using a simplified hybrid-pi model, the following small-signal characteristics can be derived.

What do you mean by byte, Q. What do you mean by Byte? Without question...

Q. What do you mean by Byte? Without question, the most vital data structure used by the 80x86 microprocessor is the byte this is true since the ASCII code is a 7-bit non-weigh

Components of plc - stepper motor , Components of PLC There are follow...

Components of PLC There are followings  three main  components of PLC : a.The power supply and rack. b.The central  processing  unit ( CPU) c.The input / output  (I/O

What can explain failure of relative ppp to hold in reality, Q. What ...

Q. What can explain the failure of relative PPP to hold in reality? Answer: Government procedures of the price level differ from country to country. One cause for thes

Explain working of common drain amplifie, Q. Explain working of Common drai...

Q. Explain working of Common drain amplifie? When an ac signal drives the gate of JFET, it produces an ac drain current. It flows through Rs and produces an ac output voltage t

# Project, #I need some guides in order to build a circuit that will be ben...

#I need some guides in order to build a circuit that will be beneath a machine and turn that machine left/right/up/down

Find the total current and total resistance, For the circuit in figure, fin...

For the circuit in figure, find: a)  Total resistance b)  Total current c)  Current flow through resistor 6Ω and 4Ω

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd