Explain balanced wye-connected load, Electrical Engineering

Assignment Help:

Balanced Wye-Connected Load

Let us consider a three-phase, four-wire 208-V supply system connected to a balanced wye connected load with an impedance of 10 20° , as shown in Figure (a). We shall solve for the line currents and draw the corresponding phasor diagram.

Conventionally it is assumed that 208 V is the rms value of the line-to-line voltage of the supply system, and the phase sequence is positive, or A-B-C, unless mentioned otherwise. The magnitude of the line-to-neutral (or phase) voltages is given by 208/√3, or 120 V. Selecting the line currents returning through the neutral conductor, as shown in Figure, we have

1407_Balanced Wye-Connected Load.png

Note that ¯VBC has been chosen arbitrarily as the reference phasor, as in Figure (b). Assuming the direction of the neutral current toward the load as positive, we obtain

1532_Balanced Wye-Connected Load1.png

That is to say that the system neutral and the star point of the wye-connected load are at the same potential, even if they are not connected together electrically. It makes no difference whether they are interconnected or not.

Thus, for a balanced wye-connected load, the neutral current is always zero. The line currents and phase currents are equal inmagnitude, and the line currents are in phasewith the corresponding phase currents. The line-to-line voltages, in magnitude, are √3 times the phase voltages, and the phase voltages lag the corresponding line voltages by 30°.

The phasor diagram is drawn in Figure(b), from which it can be observed that the balanced line (or phase) currents lag the corresponding line-to-neutral voltages by the impedance

55_Balanced Wye-Connected Load2.png

angle (20° in our example). The load power factor is given by cos 20° for our problem, and it is said to be lagging in this case, as the impedance angle is positive and the phase current lags the corresponding phase voltage by that angle.

The problem can also be solved in a simpler way by making use of a single-line equivalent circuit, as shown in Figure(c),

303_Balanced Wye-Connected Load3.png

in which ¯ VL-N is chosen as the reference for convenience. The magnitude of the line current and the power factor angle are known; the negative sign associated with the angle indicates that the power factor is lagging. By knowing that the line (or phase) currents ¯IA, ¯IB, ¯IC lag their respective voltages ¯VAN, ¯VBN, and ¯VCN by 20°, the phase angles of various voltages and currents, if desired, can be obtained with respect to any chosen reference, such as ¯VBC.


Related Discussions:- Explain balanced wye-connected load

In-depth technical competence, Professional engineers engage with a wide ra...

Professional engineers engage with a wide range of technically advanced and complex problem. So technical know-how is necessary to solve problems, advance existing technologies and

Write a short note on the working of darlington amplifier, Q. Write a sho...

Q. Write a short note on the working of Darlington Amplifier? A Darlington Amplifier is one that is employing the Darlington pair of transistors. It is a

.branch current method, if a resistor is present between 2 branches in such...

if a resistor is present between 2 branches in such way that its polarities are different to compare with one another so how we choose polarity of that resistor

Construction of a two stage rc coupled amplifier, Q. Describe the construct...

Q. Describe the construction of a two stage RC coupled amplifier with diagram. A cascaded arrangement of common-emitter transistor stages is shown above. The output Y1 of

Carry flag - registers, Carry Fla Registers  The  size  of the accumul...

Carry Fla Registers  The  size  of the accumulator is of 8 bit  if after  any arithmetical  or logical  operation 9 th   bit is generated i e  there is  carry beyond  D 7   bi

Binary to octal conversion, Binary  to Octal Conversion To convert a b...

Binary  to Octal Conversion To convert a binary  number into octal  divide the number into  group  of three  bits each  starting from the least significant bit. Then put equiva

Sketch the waveforms of sinusoidal voltage source, Q. Consider the op-amp c...

Q. Consider the op-amp circuit of Figure. Sketch the waveforms of v S and v o , if v S is a sinusoidal voltage source with a peak value of 2.

logical and with accumulator instruction , ANA  Logical AND with Accumula...

ANA  Logical AND with Accumulator Instruction This  instruction is used to logically AND the accumulator  of any register or memory location  with the  accumulator and the r

Define quantization error, Define Quantization Error? Quantization by i...

Define Quantization Error? Quantization by its nature introduces errors. There are two major sources of errors. One is sampling, that just takes the amplitude of the signal at

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd