Explain balanced wye-connected load, Electrical Engineering

Assignment Help:

Balanced Wye-Connected Load

Let us consider a three-phase, four-wire 208-V supply system connected to a balanced wye connected load with an impedance of 10 20° , as shown in Figure (a). We shall solve for the line currents and draw the corresponding phasor diagram.

Conventionally it is assumed that 208 V is the rms value of the line-to-line voltage of the supply system, and the phase sequence is positive, or A-B-C, unless mentioned otherwise. The magnitude of the line-to-neutral (or phase) voltages is given by 208/√3, or 120 V. Selecting the line currents returning through the neutral conductor, as shown in Figure, we have

1407_Balanced Wye-Connected Load.png

Note that ¯VBC has been chosen arbitrarily as the reference phasor, as in Figure (b). Assuming the direction of the neutral current toward the load as positive, we obtain

1532_Balanced Wye-Connected Load1.png

That is to say that the system neutral and the star point of the wye-connected load are at the same potential, even if they are not connected together electrically. It makes no difference whether they are interconnected or not.

Thus, for a balanced wye-connected load, the neutral current is always zero. The line currents and phase currents are equal inmagnitude, and the line currents are in phasewith the corresponding phase currents. The line-to-line voltages, in magnitude, are √3 times the phase voltages, and the phase voltages lag the corresponding line voltages by 30°.

The phasor diagram is drawn in Figure(b), from which it can be observed that the balanced line (or phase) currents lag the corresponding line-to-neutral voltages by the impedance

55_Balanced Wye-Connected Load2.png

angle (20° in our example). The load power factor is given by cos 20° for our problem, and it is said to be lagging in this case, as the impedance angle is positive and the phase current lags the corresponding phase voltage by that angle.

The problem can also be solved in a simpler way by making use of a single-line equivalent circuit, as shown in Figure(c),

303_Balanced Wye-Connected Load3.png

in which ¯ VL-N is chosen as the reference for convenience. The magnitude of the line current and the power factor angle are known; the negative sign associated with the angle indicates that the power factor is lagging. By knowing that the line (or phase) currents ¯IA, ¯IB, ¯IC lag their respective voltages ¯VAN, ¯VBN, and ¯VCN by 20°, the phase angles of various voltages and currents, if desired, can be obtained with respect to any chosen reference, such as ¯VBC.


Related Discussions:- Explain balanced wye-connected load

Force between current carrying conductors, If a second current carrying con...

If a second current carrying conductor is placed near to the first and the corresponding magnetic fields drawn, we can begin to visualise why a force is created between them. If

DC Generators, The armature of a 6 pole, 600 r.p.m. lap wound generator has...

The armature of a 6 pole, 600 r.p.m. lap wound generator has 90 slots. if each coil has 4 turns, how do you calculate the number of conductors to calculate the flux per pole to gen

Circuit of a common drain fet amplifier and explain, Q. Draw the circuit of...

Q. Draw the circuit of a common drain FET amplifier and explain. FET amplifier circuit The weak signal is applied between gate and source and amplified output is obtained

Find the current through each resistor, For the circuit in figure, find the...

For the circuit in figure, find the current through each resistor.

Explain the voltage regulation, Explain the Voltage Regulation? The per...

Explain the Voltage Regulation? The percent of voltage regulation of a generator is defined as the ratio of the change in voltage from no-load to full-load to the full-load vol

Fixed voltage regulators, Q. Fixed Voltage Regulators ? Positive voltag...

Q. Fixed Voltage Regulators ? Positive voltage regulator series with seven voltage options - IC 7800 Series  The 7800 series consists of three - terminal positive volta

Sketch ro versus vgs, Q. Sketch g m versus v GS for a JFET with I DSS = ...

Q. Sketch g m versus v GS for a JFET with I DSS = 10 mA, V P = 3V, V A = 100 V, and v DS = 10 V. See what happens if V A →∞. Also sketch r o versus v GS .

Describe operation performed by instruction OUT47 h, Describe the operation...

Describe the operation performed by the instruction OUT 47 h, AL. This transfers the content of AL to I/O port 47h. See that I/O port number shows as 0047h on the 16 bit addres

Draw a centralized spc organization, Q. Draw a centralized SPC organization...

Q. Draw a centralized SPC organization. Ans: A dual processor architecture can be configured to operate in one of three modes: (i)  Standby mode (ii)  Synchronous dupl

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd