Explain balanced wye-connected load, Electrical Engineering

Assignment Help:

Balanced Wye-Connected Load

Let us consider a three-phase, four-wire 208-V supply system connected to a balanced wye connected load with an impedance of 10 20° , as shown in Figure (a). We shall solve for the line currents and draw the corresponding phasor diagram.

Conventionally it is assumed that 208 V is the rms value of the line-to-line voltage of the supply system, and the phase sequence is positive, or A-B-C, unless mentioned otherwise. The magnitude of the line-to-neutral (or phase) voltages is given by 208/√3, or 120 V. Selecting the line currents returning through the neutral conductor, as shown in Figure, we have

1407_Balanced Wye-Connected Load.png

Note that ¯VBC has been chosen arbitrarily as the reference phasor, as in Figure (b). Assuming the direction of the neutral current toward the load as positive, we obtain

1532_Balanced Wye-Connected Load1.png

That is to say that the system neutral and the star point of the wye-connected load are at the same potential, even if they are not connected together electrically. It makes no difference whether they are interconnected or not.

Thus, for a balanced wye-connected load, the neutral current is always zero. The line currents and phase currents are equal inmagnitude, and the line currents are in phasewith the corresponding phase currents. The line-to-line voltages, in magnitude, are √3 times the phase voltages, and the phase voltages lag the corresponding line voltages by 30°.

The phasor diagram is drawn in Figure(b), from which it can be observed that the balanced line (or phase) currents lag the corresponding line-to-neutral voltages by the impedance

55_Balanced Wye-Connected Load2.png

angle (20° in our example). The load power factor is given by cos 20° for our problem, and it is said to be lagging in this case, as the impedance angle is positive and the phase current lags the corresponding phase voltage by that angle.

The problem can also be solved in a simpler way by making use of a single-line equivalent circuit, as shown in Figure(c),

303_Balanced Wye-Connected Load3.png

in which ¯ VL-N is chosen as the reference for convenience. The magnitude of the line current and the power factor angle are known; the negative sign associated with the angle indicates that the power factor is lagging. By knowing that the line (or phase) currents ¯IA, ¯IB, ¯IC lag their respective voltages ¯VAN, ¯VBN, and ¯VCN by 20°, the phase angles of various voltages and currents, if desired, can be obtained with respect to any chosen reference, such as ¯VBC.


Related Discussions:- Explain balanced wye-connected load

Desirable requirements of a generic photo-detector, Question : a) Stat...

Question : a) State six desirable requirements of a generic photo-detector. b) A gallium arsenide pin photo-diode has an intrinsic layer of width 1 μm. The diode is revers

Effect of feedback on dynamic response and bandwidth, Q. Effect of feedback...

Q. Effect of feedback on dynamic response and bandwidth? Let us consider the block-diagram representation of the open-loop system shown in Figure 16.2.5(a), whose direct transf

Opimization, I want to know latest optimization technique and algorithm for...

I want to know latest optimization technique and algorithm for modal reduction and pid controller design

Give some applications of constantan, Give some applications of constantan....

Give some applications of constantan. Constantan is an alloy of nickel and copper. It is used in thermocouples, motor starters and precision resistors.

Dual beam, explane the special features of dual beam?

explane the special features of dual beam?

Main difference between a latch and a flip flop, Question: a) What is ...

Question: a) What is the main difference between a latch and a flip flop? b) Draw the logic diagram of an SR-latch using only NAND gates. c) A positive edge triggered

Project, electrical project produse eneargy desingn

electrical project produse eneargy desingn

Find current-equivalent resistor reductions for the network, Q. Find the cu...

Q. Find the currents I x using current division and equivalent resistor reductions for the networks given in Figure.

Define flash analog to digital converters, Define Flash Analog to Digital C...

Define Flash Analog to Digital Converters? Parallel flash ADCs transform the analog input voltage faster as compared to other types of ADCs.  They compare the voltage in parall

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd