Explain balanced wye-connected load, Electrical Engineering

Assignment Help:

Balanced Wye-Connected Load

Let us consider a three-phase, four-wire 208-V supply system connected to a balanced wye connected load with an impedance of 10 20° , as shown in Figure (a). We shall solve for the line currents and draw the corresponding phasor diagram.

Conventionally it is assumed that 208 V is the rms value of the line-to-line voltage of the supply system, and the phase sequence is positive, or A-B-C, unless mentioned otherwise. The magnitude of the line-to-neutral (or phase) voltages is given by 208/√3, or 120 V. Selecting the line currents returning through the neutral conductor, as shown in Figure, we have

1407_Balanced Wye-Connected Load.png

Note that ¯VBC has been chosen arbitrarily as the reference phasor, as in Figure (b). Assuming the direction of the neutral current toward the load as positive, we obtain

1532_Balanced Wye-Connected Load1.png

That is to say that the system neutral and the star point of the wye-connected load are at the same potential, even if they are not connected together electrically. It makes no difference whether they are interconnected or not.

Thus, for a balanced wye-connected load, the neutral current is always zero. The line currents and phase currents are equal inmagnitude, and the line currents are in phasewith the corresponding phase currents. The line-to-line voltages, in magnitude, are √3 times the phase voltages, and the phase voltages lag the corresponding line voltages by 30°.

The phasor diagram is drawn in Figure(b), from which it can be observed that the balanced line (or phase) currents lag the corresponding line-to-neutral voltages by the impedance

55_Balanced Wye-Connected Load2.png

angle (20° in our example). The load power factor is given by cos 20° for our problem, and it is said to be lagging in this case, as the impedance angle is positive and the phase current lags the corresponding phase voltage by that angle.

The problem can also be solved in a simpler way by making use of a single-line equivalent circuit, as shown in Figure(c),

303_Balanced Wye-Connected Load3.png

in which ¯ VL-N is chosen as the reference for convenience. The magnitude of the line current and the power factor angle are known; the negative sign associated with the angle indicates that the power factor is lagging. By knowing that the line (or phase) currents ¯IA, ¯IB, ¯IC lag their respective voltages ¯VAN, ¯VBN, and ¯VCN by 20°, the phase angles of various voltages and currents, if desired, can be obtained with respect to any chosen reference, such as ¯VBC.


Related Discussions:- Explain balanced wye-connected load

Describe what is rim and sim instructions, RIM is Read Interrupt Mask. Used...

RIM is Read Interrupt Mask. Used to ensure whether the interrupt is Masked or not.     SIM is Set Interrupt Mask. Used to mask the hardware interrupts.

#title.superposition theorem, .coments on the limitation of the superpositi...

.coments on the limitation of the superposition theorem

Determine variation of large scale integration chips, Large scale integrati...

Large scale integration chips have between (A) Less than 10 components.         (B) 10 and 100 components. (C) 100 and 1000 components.       (D)  More than 1000 componen

Thyristor terminology , Thyristor  Terminology The followings  terms ...

Thyristor  Terminology The followings  terms are used in SCR  specifications: Latching current : The  latching  current is  the value of on stat e current  required  to mai

Calculate the total power supplied to the divider circuit, There is often a...

There is often a need to produce more than one voltage from a single supply using a voltage divider. For example, the memory components of many personal computers require voltages

The input output system - stepper motor , The Input Output System The ...

The Input Output System The input output  system provides  the physical  connection between  the equipment  and the PLC there are many  different kinds  of I/O cards  which ser

Explain aas instructions in 8086 family, Explain AAS instructions in 8086...

Explain AAS instructions in 8086 family with example and their effect on flag. AAS: it is stands for ASCII adjust after subtraction; this is used to adjust the AX register l

Square wave generator ( 10 MHz to 20MHz), I need a simple design of above ...

I need a simple design of above mentioned , this oscillator will be used in a wireless power transmission

Explain nodes analysis, Nodes analysis Analysis using KCL to solve for ...

Nodes analysis Analysis using KCL to solve for voltages at every common node of the network and as determines the currents by and voltages across every elements of the network.

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd