Explain balanced wye-connected load, Electrical Engineering

Assignment Help:

Balanced Wye-Connected Load

Let us consider a three-phase, four-wire 208-V supply system connected to a balanced wye connected load with an impedance of 10 20° , as shown in Figure (a). We shall solve for the line currents and draw the corresponding phasor diagram.

Conventionally it is assumed that 208 V is the rms value of the line-to-line voltage of the supply system, and the phase sequence is positive, or A-B-C, unless mentioned otherwise. The magnitude of the line-to-neutral (or phase) voltages is given by 208/√3, or 120 V. Selecting the line currents returning through the neutral conductor, as shown in Figure, we have

1407_Balanced Wye-Connected Load.png

Note that ¯VBC has been chosen arbitrarily as the reference phasor, as in Figure (b). Assuming the direction of the neutral current toward the load as positive, we obtain

1532_Balanced Wye-Connected Load1.png

That is to say that the system neutral and the star point of the wye-connected load are at the same potential, even if they are not connected together electrically. It makes no difference whether they are interconnected or not.

Thus, for a balanced wye-connected load, the neutral current is always zero. The line currents and phase currents are equal inmagnitude, and the line currents are in phasewith the corresponding phase currents. The line-to-line voltages, in magnitude, are √3 times the phase voltages, and the phase voltages lag the corresponding line voltages by 30°.

The phasor diagram is drawn in Figure(b), from which it can be observed that the balanced line (or phase) currents lag the corresponding line-to-neutral voltages by the impedance

55_Balanced Wye-Connected Load2.png

angle (20° in our example). The load power factor is given by cos 20° for our problem, and it is said to be lagging in this case, as the impedance angle is positive and the phase current lags the corresponding phase voltage by that angle.

The problem can also be solved in a simpler way by making use of a single-line equivalent circuit, as shown in Figure(c),

303_Balanced Wye-Connected Load3.png

in which ¯ VL-N is chosen as the reference for convenience. The magnitude of the line current and the power factor angle are known; the negative sign associated with the angle indicates that the power factor is lagging. By knowing that the line (or phase) currents ¯IA, ¯IB, ¯IC lag their respective voltages ¯VAN, ¯VBN, and ¯VCN by 20°, the phase angles of various voltages and currents, if desired, can be obtained with respect to any chosen reference, such as ¯VBC.


Related Discussions:- Explain balanced wye-connected load

Determine the output voltage, Q. An inverting amplifier is designed with th...

Q. An inverting amplifier is designed with three inputs, v 1 , v 2 , and v 3 , as shown in Figure. Determine the output voltage. Then indicate how the circuit may be modified to pe

Automatic irrigation system on running solar power b, how to upload the pro...

how to upload the program on proteus software by using personal computer

Decoder - introduction to microprocessors , Decoder A decoder is  logic...

Decoder A decoder is  logic  circuit  that energizes a particular  output line for each  combination of input  signal. Fig   shown  the block  diagram  logic diagram  and fu

Calculate the induced voltage at full load, A 100-kW, 230-V shunt generator...

A 100-kW, 230-V shunt generator has R a = 0.05  and R f = 57.5 . If the generator operates at rated voltage, calculate the induced voltage at (a) full load, and (b) one-half fu

Determine voltage on the self-biased n-channel, Measurements made on the se...

Measurements made on the self-biased n-channel JFET shown in Figure are V GS =-1 V, I D = 4 mA; V GS =-0.5V, I D = 6.25 mA; and V DD = 15 V. (a) Determine V P and I DSS .

Wave anlysers, Operation of heterodyne wave analyzer with block diagram

Operation of heterodyne wave analyzer with block diagram

Explain the purpose of the i/o instructions in and out, Explain the purpose...

Explain the purpose of the I/O instructions IN and OUT. The IN instruction is used to move data from an I/O port into the accumulator. The OUT instruction is used to move d

Determine the signal at the receiver output, Q. An FM station's modulator h...

Q. An FM station's modulator has a sensitivity k FM = 5π × 10 4 rad/s·V. A receiver uses a discriminator that has a gain constant of 10 -5 /π V·s/rad. Neglecting noise, determin

Design three-bit counter using t flip-flops, (a) A universal shift regist...

(a) A universal shift register can shift in both the left-to-right and right-to-left directions, and it has parallel-load capability. Draw a circuit for such a shift register.

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd