Explain balanced wye-connected load, Electrical Engineering

Assignment Help:

Balanced Wye-Connected Load

Let us consider a three-phase, four-wire 208-V supply system connected to a balanced wye connected load with an impedance of 10 20° , as shown in Figure (a). We shall solve for the line currents and draw the corresponding phasor diagram.

Conventionally it is assumed that 208 V is the rms value of the line-to-line voltage of the supply system, and the phase sequence is positive, or A-B-C, unless mentioned otherwise. The magnitude of the line-to-neutral (or phase) voltages is given by 208/√3, or 120 V. Selecting the line currents returning through the neutral conductor, as shown in Figure, we have

1407_Balanced Wye-Connected Load.png

Note that ¯VBC has been chosen arbitrarily as the reference phasor, as in Figure (b). Assuming the direction of the neutral current toward the load as positive, we obtain

1532_Balanced Wye-Connected Load1.png

That is to say that the system neutral and the star point of the wye-connected load are at the same potential, even if they are not connected together electrically. It makes no difference whether they are interconnected or not.

Thus, for a balanced wye-connected load, the neutral current is always zero. The line currents and phase currents are equal inmagnitude, and the line currents are in phasewith the corresponding phase currents. The line-to-line voltages, in magnitude, are √3 times the phase voltages, and the phase voltages lag the corresponding line voltages by 30°.

The phasor diagram is drawn in Figure(b), from which it can be observed that the balanced line (or phase) currents lag the corresponding line-to-neutral voltages by the impedance

55_Balanced Wye-Connected Load2.png

angle (20° in our example). The load power factor is given by cos 20° for our problem, and it is said to be lagging in this case, as the impedance angle is positive and the phase current lags the corresponding phase voltage by that angle.

The problem can also be solved in a simpler way by making use of a single-line equivalent circuit, as shown in Figure(c),

303_Balanced Wye-Connected Load3.png

in which ¯ VL-N is chosen as the reference for convenience. The magnitude of the line current and the power factor angle are known; the negative sign associated with the angle indicates that the power factor is lagging. By knowing that the line (or phase) currents ¯IA, ¯IB, ¯IC lag their respective voltages ¯VAN, ¯VBN, and ¯VCN by 20°, the phase angles of various voltages and currents, if desired, can be obtained with respect to any chosen reference, such as ¯VBC.


Related Discussions:- Explain balanced wye-connected load

Input output, Input output The parallelogram symbol  is used to repres...

Input output The parallelogram symbol  is used to represent the input output  process as shown  below.                 IN01H

Field Service Enginer, Give three reasons why a chamfer shouldn''t an "unim...

Give three reasons why a chamfer shouldn''t an "unimportant" dimension

Explain the signals hold and sid, Explain the signals HOLD, READY and SID ...

Explain the signals HOLD, READY and SID HOLD indicates that a peripheral such as DMA controller is requesting the use of address bus, data bus and control bus. READY is used to

Temperature controller, This assignment concerns the planning of a software...

This assignment concerns the planning of a software development. You are required to plan the software development for a typical microprocessor based, 4-channel temperature control

Comparison of rs232c and rs422a standards, Explain explanatory notes on com...

Explain explanatory notes on comparison of RS232C and RS422A standards. Comparison of RS232C and RS422A standards: RS232C 1. Standard explained for asynchronous commu

Determine the equivalent capacitance, Q. Determine the equivalent capacitan...

Q. Determine the equivalent capacitance at terminals A-B for the circuit configurations shown in Figure.

D.c machine, What are the advantages of distributing windings in an alterna...

What are the advantages of distributing windings in an alternator?

Singles phase half wave controlled rectifier with rl load, Singles Phase ...

Singles Phase  Half wave Controlled Rectifier  with RL Load When gate pulses are applied to the thyristor  at output voltage  v0 follows the input voltage  v s ( = V m sin ) s

Pn junction, the depletion layer in the pn junction is caused by

the depletion layer in the pn junction is caused by

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd