Explain balanced wye-connected load, Electrical Engineering

Assignment Help:

Balanced Wye-Connected Load

Let us consider a three-phase, four-wire 208-V supply system connected to a balanced wye connected load with an impedance of 10 20° , as shown in Figure (a). We shall solve for the line currents and draw the corresponding phasor diagram.

Conventionally it is assumed that 208 V is the rms value of the line-to-line voltage of the supply system, and the phase sequence is positive, or A-B-C, unless mentioned otherwise. The magnitude of the line-to-neutral (or phase) voltages is given by 208/√3, or 120 V. Selecting the line currents returning through the neutral conductor, as shown in Figure, we have

1407_Balanced Wye-Connected Load.png

Note that ¯VBC has been chosen arbitrarily as the reference phasor, as in Figure (b). Assuming the direction of the neutral current toward the load as positive, we obtain

1532_Balanced Wye-Connected Load1.png

That is to say that the system neutral and the star point of the wye-connected load are at the same potential, even if they are not connected together electrically. It makes no difference whether they are interconnected or not.

Thus, for a balanced wye-connected load, the neutral current is always zero. The line currents and phase currents are equal inmagnitude, and the line currents are in phasewith the corresponding phase currents. The line-to-line voltages, in magnitude, are √3 times the phase voltages, and the phase voltages lag the corresponding line voltages by 30°.

The phasor diagram is drawn in Figure(b), from which it can be observed that the balanced line (or phase) currents lag the corresponding line-to-neutral voltages by the impedance

55_Balanced Wye-Connected Load2.png

angle (20° in our example). The load power factor is given by cos 20° for our problem, and it is said to be lagging in this case, as the impedance angle is positive and the phase current lags the corresponding phase voltage by that angle.

The problem can also be solved in a simpler way by making use of a single-line equivalent circuit, as shown in Figure(c),

303_Balanced Wye-Connected Load3.png

in which ¯ VL-N is chosen as the reference for convenience. The magnitude of the line current and the power factor angle are known; the negative sign associated with the angle indicates that the power factor is lagging. By knowing that the line (or phase) currents ¯IA, ¯IB, ¯IC lag their respective voltages ¯VAN, ¯VBN, and ¯VCN by 20°, the phase angles of various voltages and currents, if desired, can be obtained with respect to any chosen reference, such as ¯VBC.


Related Discussions:- Explain balanced wye-connected load

Schematic diagram of led based system, Q. Schematic Diagram of LED based Sy...

Q. Schematic Diagram of LED based System ? As shown in the two schematic diagrams above, the LEDs in a seven-segment display are not isolated from each other. Rather, eith

Find the quantum levels, A uniform quantizer is said to have 16 levels, and...

A uniform quantizer is said to have 16 levels, and hence is called a midriser. The saturation levels are to correspond to extreme values of the message of 1 V ≤  f(t) ≤ 17 V. Find

Technical loss in electrical systems, Technical Loss in Electrical Systems ...

Technical Loss in Electrical Systems Technical loss is inherent in electrical systems, as all electrical devices have a few resistances and the flow of currents causes a power

Rrc rotate accumulator right instruction , RRC Rotate  Accumulator  Right...

RRC Rotate  Accumulator  Right Instruction This instruction also  rotates the contents of the  accumulator  toward right  by one bit. The  D 7   bit moves  to D 5   position a

Sampling, Write an m-file "sampling.m", which will take as an input:  a sig...

Write an m-file "sampling.m", which will take as an input:  a signal and a sampling step and will display the sampled signal and the magnitude of its Fourier transform. sampling

What is terminate and stay resident, What is TSR? TSR: The TPA also as ...

What is TSR? TSR: The TPA also as TSR stand for terminate and stay resident programs which remain in memory in an active state till activated by a hot-key sequence or other eve

Explain nodal analysis procedure, Nodal analysis procedure: 1.  Verify ...

Nodal analysis procedure: 1.  Verify the number of common nodes and reference node within the network. 2.  Assign current and its direction to every distinct branch of the n

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd