Explain balanced wye-connected load, Electrical Engineering

Assignment Help:

Balanced Wye-Connected Load

Let us consider a three-phase, four-wire 208-V supply system connected to a balanced wye connected load with an impedance of 10 20° , as shown in Figure (a). We shall solve for the line currents and draw the corresponding phasor diagram.

Conventionally it is assumed that 208 V is the rms value of the line-to-line voltage of the supply system, and the phase sequence is positive, or A-B-C, unless mentioned otherwise. The magnitude of the line-to-neutral (or phase) voltages is given by 208/√3, or 120 V. Selecting the line currents returning through the neutral conductor, as shown in Figure, we have

1407_Balanced Wye-Connected Load.png

Note that ¯VBC has been chosen arbitrarily as the reference phasor, as in Figure (b). Assuming the direction of the neutral current toward the load as positive, we obtain

1532_Balanced Wye-Connected Load1.png

That is to say that the system neutral and the star point of the wye-connected load are at the same potential, even if they are not connected together electrically. It makes no difference whether they are interconnected or not.

Thus, for a balanced wye-connected load, the neutral current is always zero. The line currents and phase currents are equal inmagnitude, and the line currents are in phasewith the corresponding phase currents. The line-to-line voltages, in magnitude, are √3 times the phase voltages, and the phase voltages lag the corresponding line voltages by 30°.

The phasor diagram is drawn in Figure(b), from which it can be observed that the balanced line (or phase) currents lag the corresponding line-to-neutral voltages by the impedance

55_Balanced Wye-Connected Load2.png

angle (20° in our example). The load power factor is given by cos 20° for our problem, and it is said to be lagging in this case, as the impedance angle is positive and the phase current lags the corresponding phase voltage by that angle.

The problem can also be solved in a simpler way by making use of a single-line equivalent circuit, as shown in Figure(c),

303_Balanced Wye-Connected Load3.png

in which ¯ VL-N is chosen as the reference for convenience. The magnitude of the line current and the power factor angle are known; the negative sign associated with the angle indicates that the power factor is lagging. By knowing that the line (or phase) currents ¯IA, ¯IB, ¯IC lag their respective voltages ¯VAN, ¯VBN, and ¯VCN by 20°, the phase angles of various voltages and currents, if desired, can be obtained with respect to any chosen reference, such as ¯VBC.


Related Discussions:- Explain balanced wye-connected load

Pop instruction, POP Instruction This instruction  copies the contents ...

POP Instruction This instruction  copies the contents  of the top  two locations  of the  stack into the  specified  register pair. The  contents  of stack pointer register are

Speed control of dc motor - motor control , Speed control of DC Motor ...

Speed control of DC Motor The DC  motor  are versatile motors among the  available  electrical  motors due to  their  superior  characteristics. These motors  give a smooth sp

Develop a two-dimensional addressing system, Q. Suppose a ROM holds a total...

Q. Suppose a ROM holds a total of 8192 bits. (a) How many bits long would the individual addresses have to be? (b) If the bits are organized into 8-bit memory words or bytes,

Working of a negative clamping circuit, Q. Draw and explain the working of ...

Q. Draw and explain the working of a negative clamping circuit. The clamping network shown above is a negative clamping circuit that will clamp the input signal to a negative d

#title.MIPS assembly language code., Given the INPUT: • An array of 64-bit ...

Given the INPUT: • An array of 64-bit unsigned integer elements stored in the memory starting at a known location SOURCE. • The size of the array (i.e., number of elements) stored

For sign flag - return instructions, For sign flag  RP ( Return on ...

For sign flag  RP ( Return on Plus ) and RM ( Return on no minus ) Instructions RM returns from the subroutine  to the calling program if sign flag is set  (S=1). The in

Combinational circuit, design a combinational ckt ,which detect whatever a ...

design a combinational ckt ,which detect whatever a no.(in binary) is divisable by 3 or 4

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd