Explain balanced wye-connected load, Electrical Engineering

Assignment Help:

Balanced Wye-Connected Load

Let us consider a three-phase, four-wire 208-V supply system connected to a balanced wye connected load with an impedance of 10 20° , as shown in Figure (a). We shall solve for the line currents and draw the corresponding phasor diagram.

Conventionally it is assumed that 208 V is the rms value of the line-to-line voltage of the supply system, and the phase sequence is positive, or A-B-C, unless mentioned otherwise. The magnitude of the line-to-neutral (or phase) voltages is given by 208/√3, or 120 V. Selecting the line currents returning through the neutral conductor, as shown in Figure, we have

1407_Balanced Wye-Connected Load.png

Note that ¯VBC has been chosen arbitrarily as the reference phasor, as in Figure (b). Assuming the direction of the neutral current toward the load as positive, we obtain

1532_Balanced Wye-Connected Load1.png

That is to say that the system neutral and the star point of the wye-connected load are at the same potential, even if they are not connected together electrically. It makes no difference whether they are interconnected or not.

Thus, for a balanced wye-connected load, the neutral current is always zero. The line currents and phase currents are equal inmagnitude, and the line currents are in phasewith the corresponding phase currents. The line-to-line voltages, in magnitude, are √3 times the phase voltages, and the phase voltages lag the corresponding line voltages by 30°.

The phasor diagram is drawn in Figure(b), from which it can be observed that the balanced line (or phase) currents lag the corresponding line-to-neutral voltages by the impedance

55_Balanced Wye-Connected Load2.png

angle (20° in our example). The load power factor is given by cos 20° for our problem, and it is said to be lagging in this case, as the impedance angle is positive and the phase current lags the corresponding phase voltage by that angle.

The problem can also be solved in a simpler way by making use of a single-line equivalent circuit, as shown in Figure(c),

303_Balanced Wye-Connected Load3.png

in which ¯ VL-N is chosen as the reference for convenience. The magnitude of the line current and the power factor angle are known; the negative sign associated with the angle indicates that the power factor is lagging. By knowing that the line (or phase) currents ¯IA, ¯IB, ¯IC lag their respective voltages ¯VAN, ¯VBN, and ¯VCN by 20°, the phase angles of various voltages and currents, if desired, can be obtained with respect to any chosen reference, such as ¯VBC.


Related Discussions:- Explain balanced wye-connected load

Planning and research in power system, Q. Planning and Research in power sy...

Q. Planning and Research in power system? Energy research worldwide is assuming top priority, in particular because of economic, en - vironmental, and resource constraints. DOE

Critical rate of rise of voltage - thyristor , Critical Rate of Rise of Vol...

Critical Rate of Rise of Voltage It  depends on  the junction temperature higher  the junction  temperature lower  the critical rate of  rise of  voltage. It is also known  as

Smallest unit of information on a machine, Q. Smallest unit of information ...

Q. Smallest unit of information on a machine? Short for the binary digit the smallest unit of information on a machine. This term was first used in 1946 by the John Tukey, a le

What do you understand by solid modeling, What do you understand by solid m...

What do you understand by solid modeling and wireframe modeling in CAD systems? Explain and compare the both modellings. Describe the following 1. Boundary representation 2.

The three-phase alternator, The Three-phase alternator In this case, t...

The Three-phase alternator In this case, three separate sets of coils are wound on the stator and connected to produce three separate outputs. Because of the physical displace

Block diagram of a 4-bit shift-right register using jkffs, Q. A shift regis...

Q. A shift register can be used as a binary (a) divide- by-2, and (b) multiply-by-2 counter. Explain. Q. Show a block diagram of a 4-bit shift-right register using JKFFs.

Architecture for Real-time systems, The paper should be written in the form...

The paper should be written in the format of a paper to be submitted to a conference (IEEE). There should be a minimum of three journal paper references. The topic should be a disc

On a scale of one to ten, TRAPS: Give a perfect 10, and you'll seem too sim...

TRAPS: Give a perfect 10, and you'll seem too simple to please. Give anything less than a perfect 10, and he could press you as to where you're being significant, and that road lea

Rar rotate accumulator right through carry instruction , RAR  Rotate Accum...

RAR  Rotate Accumulator Right Through Carry Instruction This instruction rotates the contents  of the  accumulator  towards right by  one bit. The D 7   bit moves to D 6 posi

Explain about common channel signalling, Q. Explain about Common Channel Si...

Q. Explain about Common Channel Signalling? Common Channel Signalling (CCS), centralized maintenance and automatic faultdiagnosis and interactive human-machine interface are so

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd