Explain balanced wye-connected load, Electrical Engineering

Assignment Help:

Balanced Wye-Connected Load

Let us consider a three-phase, four-wire 208-V supply system connected to a balanced wye connected load with an impedance of 10 20° , as shown in Figure (a). We shall solve for the line currents and draw the corresponding phasor diagram.

Conventionally it is assumed that 208 V is the rms value of the line-to-line voltage of the supply system, and the phase sequence is positive, or A-B-C, unless mentioned otherwise. The magnitude of the line-to-neutral (or phase) voltages is given by 208/√3, or 120 V. Selecting the line currents returning through the neutral conductor, as shown in Figure, we have

1407_Balanced Wye-Connected Load.png

Note that ¯VBC has been chosen arbitrarily as the reference phasor, as in Figure (b). Assuming the direction of the neutral current toward the load as positive, we obtain

1532_Balanced Wye-Connected Load1.png

That is to say that the system neutral and the star point of the wye-connected load are at the same potential, even if they are not connected together electrically. It makes no difference whether they are interconnected or not.

Thus, for a balanced wye-connected load, the neutral current is always zero. The line currents and phase currents are equal inmagnitude, and the line currents are in phasewith the corresponding phase currents. The line-to-line voltages, in magnitude, are √3 times the phase voltages, and the phase voltages lag the corresponding line voltages by 30°.

The phasor diagram is drawn in Figure(b), from which it can be observed that the balanced line (or phase) currents lag the corresponding line-to-neutral voltages by the impedance

55_Balanced Wye-Connected Load2.png

angle (20° in our example). The load power factor is given by cos 20° for our problem, and it is said to be lagging in this case, as the impedance angle is positive and the phase current lags the corresponding phase voltage by that angle.

The problem can also be solved in a simpler way by making use of a single-line equivalent circuit, as shown in Figure(c),

303_Balanced Wye-Connected Load3.png

in which ¯ VL-N is chosen as the reference for convenience. The magnitude of the line current and the power factor angle are known; the negative sign associated with the angle indicates that the power factor is lagging. By knowing that the line (or phase) currents ¯IA, ¯IB, ¯IC lag their respective voltages ¯VAN, ¯VBN, and ¯VCN by 20°, the phase angles of various voltages and currents, if desired, can be obtained with respect to any chosen reference, such as ¯VBC.


Related Discussions:- Explain balanced wye-connected load

Power system, a rectangular surge of 2us duration and magnitude of 100Kv tr...

a rectangular surge of 2us duration and magnitude of 100Kv travels along a line of surge impedance 500 ohms. The latter is connected to another line of equal impedance through an i

Matlap program, howw to plot amper circuital law through matlap

howw to plot amper circuital law through matlap

Fourier Series, State by inspection (i.e. without performing any formal ana...

State by inspection (i.e. without performing any formal analysis) all you can about each of the periodic waveforms shown in FIGURE 1 in terms of their Fourier series when analysed

Determine the equivalent resistance of circuit, Determine the equivalent re...

Determine the equivalent resistance of circuit: Determine the equivalent resistance of network across the source terminals and find the current drawn from the source.

Find the resonant angular frequency, Consider the circuit shown in Figure w...

Consider the circuit shown in Figure with R 0 , (b) the quality factor Q, and (c) the maximum impedance Z m . Comment on the applicability of the universal resonance curve.

Antenna, radiation pattern optimization of a planar array antenna using BBO...

radiation pattern optimization of a planar array antenna using BBO

Explain the johnson counters, Explain the Johnson Counters? The Johnson...

Explain the Johnson Counters? The Johnson counters are a variation of standard ring counters with the inverted output of the last stage fed back to the input of the first stage

What is the purpose of clock signal in an 8086 system, What is the purpose ...

What is the purpose of clock signal in an 8086 system? 8086 needs clock signal with 33%duty cycle from some external operations.8086 processor needs 5 MHZ clock signal

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd