Explain amplitude-shift keying, Electrical Engineering

Assignment Help:

Q. Explain Amplitude-shift keying?

A carrier's amplitude is keyed between two levels (binary 1 and 0) in binary ASK. Figure shows the functions of a coherent ASK communication system. Let us consider a bit interval from 

1785_Explain Amplitude-shift keying.png


t = 0 to t = Tb, since the operation of any other interval will be similar. The desired ASK signal is given by

48_Explain Amplitude-shift keying1.png

where Ac, ωc, and φc are the peak amplitude, angular frequency, and phase angle of the modulated carrier, respectively. Equation can be viewed as a carrier Ac cos(ωct + φc) modulated by a digital signal d(t) that is 0 or 1 in a given bit interval. The digital signal and product device shown in Figure are then equivalent to the waveform formatter and modulator. Assuming that the received signal sR(t) differs only in amplitude from sASK(t), one can write

252_Explain Amplitude-shift keying2.png

The product device in the receiver's demodulator acts like a synchronous detector that removes the input carrier. The major disadvantage of the coherent ASK is that the required local carrier must be phase-connected with the input signal. The input to the integrator is a unipolar PCM signal, and the remainder of Figure is a PCM receiver.

The noncoherent ASK system eliminates the need for a coherent local oscillator. Figure shows the demodulator and code generator for a noncoherent ASK system. A matched filter (that has its impulse response matched to have the same form as the carrier pulse at its input) and envelope detector take the place of the synchronous detector and integrator of Figure.  While ASK systems are not as widely used as other systems for various reasons, the ASK concept remains significant, particularly as applied to modern optical communication systems which use intensity modulation of a light source.

154_Explain Amplitude-shift keying3.png


Related Discussions:- Explain amplitude-shift keying

Describe the memory allocation schemes in an embedded system, a. Describe t...

a. Describe the memory allocation schemes in an embedded system. Also give a short-note on extended memory. (6) b. Consider a byte - addressable computer with 16 - bit addresses

Sketch the phasor diagram of the voltage, Q. The line-to-line voltage of a ...

Q. The line-to-line voltage of a balanced wye connected three-phase source is given as 100 V. Choose V AB as the reference. (a) For the phase sequence A-B-C, sketch the phasor

Standard deviation of mean, For large number of measurements the mean is ca...

For large number of measurements the mean is calculated by taking a sample. Each sample that is taken has a mean. The mean of various sample difference from sample and are known to

Dc machine dynamic performance, Calculate the following for a 2 hp and a 20...

Calculate the following for a 2 hp and a 20 hp dc machine, each rated for 500 rpm. Use data from the Study Plan 1 data sheet, including "hot" armature resistance value for all cal

Storage delay and transistor alpha- beta, Turn-on, turn-off, and storage de...

Turn-on, turn-off, and storage delay: The Bipolar transistor shows a few delay characteristics while turning on and off. Most of the transistors, and particularly power transi

Determine the current in the circuit and the voltage, Q. Two identical junc...

Q. Two identical junction diodes whose volt-ampere relation is given by Equation in which I S = 0.1 µA, V T = 25 mV, and η = 2, are connected as shown in Figure. Determine the cu

Explain nodes analysis, Nodes analysis Analysis using KCL to solve for ...

Nodes analysis Analysis using KCL to solve for voltages at every common node of the network and as determines the currents by and voltages across every elements of the network.

Circuits, How Galvanometer can be converted int voltmeter?

How Galvanometer can be converted int voltmeter?

What is the voltage gain of common gate amplifier, Q. What is the voltage g...

Q. What is the voltage gain of common gate amplifier? The controlled source gmVgs is connected from drain to source with rd in parallel.The resistor is connected Rs is connecte

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd