Explain about truth table and logic diagram, Computer Engineering

Assignment Help:

Q. Explain about truth table and logic diagram?

A Boolean function can be realized in a logic circuit employing the basic gates: - AND, OR & NOT. Concern here for illustration Boolean function: -

Relationship between this function and its binary variables A, B, C can be signified in a truth table as displayed in figure (a) and figure (b) shows respective logic circuit.

881_Explain about truth table and logic diagram1.png

977_Explain about truth table and logic diagram2.png

Figure:   Truth table & logic diagram for F = A¯ B + C

So in a logic circuit variables coming on left hand side of boolean expression are inputs to circuit and variable function coming on right hand side of expression are taken as output.

There is one significant point to note it implies that there is just one way to signify the boolean expression in a truth table however can be expressed in variety of logic circuits.


Related Discussions:- Explain about truth table and logic diagram

Describe distributed object model, Question 1 Give a brief explanation on m...

Question 1 Give a brief explanation on message oriented middleware Question 2 Describe Distributed object model Question 3 Explain File systems in a distributed computing Env

Indian standard code for information interchange, The ISCII is an 8-bit cod...

The ISCII is an 8-bit code which contains standard ASCII values till 127 from 128-225 it contains characters necessary in ten Brahmi-based Indian scripts. It is defined in IS 13194

Difference among the static rams and dynamic ram, Difference among the Stat...

Difference among the Static rams and dynamic rams. Static RAM: It is costly as each bit of memory will take around 6 CMOS transistors. More speedy as transistors are us

Illustrate about sharing of structure and behaviour, Illustrate about Shari...

Illustrate about Sharing of Structure and Behaviour  One of the reasons for the popularity of object-oriented techniques is that they promote sharing at different levels. Inher

What is meant by inferring latches, What is meant by inferring latches, how...

What is meant by inferring latches, how to avoid it? Consider the following: always @(s1 or s0 or i0 or i1 or i2 or i3) case ({s1, s0}) 2'd0: out = i0; 2'd1: out =

Define miss rate, Define miss rate? It is the number of misses' states ...

Define miss rate? It is the number of misses' states as a fraction of attempted accesses.

What is source and listener, A source is an object that produces an event. ...

A source is an object that produces an event. This happens when the internal state of that object changes in some way. A listener is an object that is notified when an event happen

EME, How can i made Carnot engine

How can i made Carnot engine

Describe thead, Q. Describe THEAD, TBODY and TFOOT tag? THEAD, TBODY, ...

Q. Describe THEAD, TBODY and TFOOT tag? THEAD, TBODY, TFOOT , , and form groups of rows. specifies that a group of rows are heade

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd