Explain about synchronous dram, Computer Engineering

Assignment Help:

Q. Explain about Synchronous DRAM?

One of the most broadly used forms of DRAM is synchronous DRAM (SDRAM). Unlike the conventional DRAM that is asynchronous SDRAM exchanges data with processor synchronized to an external clock signal and running at full speed of memory/processor bus without imposing wait states. 

In a typical DRAM processor presents addresses and control levels to memory denoting that a set of data at a specific location in memory must be either read from or written in the DRAM. After a delay, access time, DRAM either reads or writes data during the access-time delay. DRAM performs several internal functions like activating high capacitance of row and column lines sensing the data as well as routing the data out through output buffers. The processor should simply wait through this delay slowing system performance. 

With synchronous access DRAM moves data in and out under supervision of system clock.  Processor or other master issues instruction and address information that is latched on to by the DRAM. DRAM then responds after a set number of clock cycles. In the meantime master can safely do other tasks whereas SDRAM is processing the request.

SDRAM employs a burst mode to get rid of address setup time. In burst mode a series of data bits can be clocked out rapidly after first bit has been accessed. Mode is useful when all the bits to be accessed are in a sequence and in same row of array as the initial access. Additionally SDRAM has a multiple-bank internal architecture which improves opportunities for on-chip parallelism.

The mode register and associated control logic is another major aspect differentiating SDRAMs from traditional DRAMs. It offers a mechanism to modify the SDRAM to suit explicit system needs. The mode register specifies the burst length that is the number of separate units of data synchronously fed onto bus. The register also permits the programmer to adjust latency between receipt of a read request and beginning of data transfer. 

SDRAM performs best when it's transferring large blocks of data sequentially like for applications such as spreadsheets, word processing as well as multimedia.


Related Discussions:- Explain about synchronous dram

Compare a decoder and a demultiplexer with block diagram, Compare a decoder...

Compare a decoder and a demultiplexer with suitable block diagrams. Ans. Demultiplexer has similar circuit as decoder but here e is obtained as the particular input line, the

Discuss the advantages of store program control, Discuss the advantages of ...

Discuss the advantages of store program control (SPC) automation in telephone switching. Advantages of SPC: (i) Simple to control (ii) Simple to maintain (iii) Fine-

Develop a plan to apply theory of constraints, 1. The Goal: Do you think th...

1. The Goal: Do you think that this is an operational methodology or a philosophy? Please explain. 2. How to apply Constraint Management to a Production Facility? How about to a

Design a BCD to excess 3 code converter using NAND gates, Design a BCD to e...

Design a BCD to excess 3 code converter using minimum number of NAND gates. Hint: use k map techniques. Ans. Firstly we make the truth table: BCD no

Explain about the links and association, Links and Association Links a...

Links and Association Links and associations are the basic means used for establishing relationships among objects and classes of the system. In the next subsection we will di

Flat, nfa significance

nfa significance

Function of host to host transport layer in tcp/ip protocol, Illustrate the...

Illustrate the function of host to host transport layer in TCP/IP protocol stack? Function of Host - to-Host Transport Layer: This protocol layer just above inter network

Define switching element for two stage non-blocking network, A two stage no...

A two stage non-blocking network requires twice the number of switching elements as the single stage non-blocking network. It is true or false. Ans: It is true that a two st

Explain time division switching, Explain Time Division Switching. Ti...

Explain Time Division Switching. Time Division Switching: A switching component can be shared at the same time with number of active speech circuits. It is the principle of

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd