Explain about synchronous dram, Computer Engineering

Assignment Help:

Q. Explain about Synchronous DRAM?

One of the most broadly used forms of DRAM is synchronous DRAM (SDRAM). Unlike the conventional DRAM that is asynchronous SDRAM exchanges data with processor synchronized to an external clock signal and running at full speed of memory/processor bus without imposing wait states. 

In a typical DRAM processor presents addresses and control levels to memory denoting that a set of data at a specific location in memory must be either read from or written in the DRAM. After a delay, access time, DRAM either reads or writes data during the access-time delay. DRAM performs several internal functions like activating high capacitance of row and column lines sensing the data as well as routing the data out through output buffers. The processor should simply wait through this delay slowing system performance. 

With synchronous access DRAM moves data in and out under supervision of system clock.  Processor or other master issues instruction and address information that is latched on to by the DRAM. DRAM then responds after a set number of clock cycles. In the meantime master can safely do other tasks whereas SDRAM is processing the request.

SDRAM employs a burst mode to get rid of address setup time. In burst mode a series of data bits can be clocked out rapidly after first bit has been accessed. Mode is useful when all the bits to be accessed are in a sequence and in same row of array as the initial access. Additionally SDRAM has a multiple-bank internal architecture which improves opportunities for on-chip parallelism.

The mode register and associated control logic is another major aspect differentiating SDRAMs from traditional DRAMs. It offers a mechanism to modify the SDRAM to suit explicit system needs. The mode register specifies the burst length that is the number of separate units of data synchronously fed onto bus. The register also permits the programmer to adjust latency between receipt of a read request and beginning of data transfer. 

SDRAM performs best when it's transferring large blocks of data sequentially like for applications such as spreadsheets, word processing as well as multimedia.


Related Discussions:- Explain about synchronous dram

Define the full form of ssl, Define the full form of SSL SSL has becom...

Define the full form of SSL SSL has become fundamental to the spread of Internet community, and commerce and trade over Internet. Over years, the spread of its use for an incr

What is the use of isolated i/o configuration, What is the use of isolated ...

What is the use of isolated I/O configuration.  In isolated I/O configuration the CPU has distinct input and output instructions and each of these instructions is associated wi

Logical difference among move a to b and compute b = a, What is the  logic...

What is the  logical difference among Move A TO B and COMPUTE B = A ? Ans) In case of Move A TO B it will move whatever the value of a in to b. It mean it will move nume

What is basic time division switching, What is Basic Time Division Switch...

What is Basic Time Division Switching? Basic Time Division Switching: The functional blocks of a memory based time division switching switch is demonstrated in figure and i

What is page fault, What is page fault? Its types? Page fault refers to...

What is page fault? Its types? Page fault refers to the situation of not having a page in the major memory when any process references it. There are two kinds of page fault :

On what machines matlab should be run?, Matlab will run from sthelens, and ...

Matlab will run from sthelens, and only if sthelens is down, from cher, orsay or tiree. It runs on other machines too, but some of the other machines have older versions of the OS

What is process control block, What is process control block?  Each pro...

What is process control block?  Each process is shown in the OS by a process control block. It having many pieces of information associated with a specific process.

Explain vector-scalar instructions, Vector-Scalar Instructions In this ...

Vector-Scalar Instructions In this category, when combination of vector and scalar are fetched and stored in vector register. These instructions are referred with the subsequen

Implement a priority queue, 1. Insert the following characters with their r...

1. Insert the following characters with their respective priorities (shown as ordered pairs) into an empty treap: (K, 17), (F, 22), (P, 29), (M, 10), (N, 15), (L, 26), (G, 13),

What is uml architecture, Takes care structural and behavioural aspect of a...

Takes care structural and behavioural aspect of a software system. Contains software usage, functionality, performance, economic, reuse, and technology constraints.

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd