Explain about synchronous dram, Computer Engineering

Assignment Help:

Q. Explain about Synchronous DRAM?

One of the most broadly used forms of DRAM is synchronous DRAM (SDRAM). Unlike the conventional DRAM that is asynchronous SDRAM exchanges data with processor synchronized to an external clock signal and running at full speed of memory/processor bus without imposing wait states. 

In a typical DRAM processor presents addresses and control levels to memory denoting that a set of data at a specific location in memory must be either read from or written in the DRAM. After a delay, access time, DRAM either reads or writes data during the access-time delay. DRAM performs several internal functions like activating high capacitance of row and column lines sensing the data as well as routing the data out through output buffers. The processor should simply wait through this delay slowing system performance. 

With synchronous access DRAM moves data in and out under supervision of system clock.  Processor or other master issues instruction and address information that is latched on to by the DRAM. DRAM then responds after a set number of clock cycles. In the meantime master can safely do other tasks whereas SDRAM is processing the request.

SDRAM employs a burst mode to get rid of address setup time. In burst mode a series of data bits can be clocked out rapidly after first bit has been accessed. Mode is useful when all the bits to be accessed are in a sequence and in same row of array as the initial access. Additionally SDRAM has a multiple-bank internal architecture which improves opportunities for on-chip parallelism.

The mode register and associated control logic is another major aspect differentiating SDRAMs from traditional DRAMs. It offers a mechanism to modify the SDRAM to suit explicit system needs. The mode register specifies the burst length that is the number of separate units of data synchronously fed onto bus. The register also permits the programmer to adjust latency between receipt of a read request and beginning of data transfer. 

SDRAM performs best when it's transferring large blocks of data sequentially like for applications such as spreadsheets, word processing as well as multimedia.


Related Discussions:- Explain about synchronous dram

Should validation occur server- side or client - side, Should validation (d...

Should validation (did the user enter a real date) occur server-side or client-side? Why? Validation will be completed in both sides i.e., at the server side and client side. S

General considerations for research -artificial intelligence, General Consi...

General Considerations for Research -artificial intelligence: If we can specify the initial state, the operators or a consumer and the goal check for a search problem, that al

What are single stage and multistage networks, What are single stage and mu...

What are single stage and multistage networks? Compare the strengths and weaknesses of each. OR List the major difference in single stage, two stages and three stage Netw

Find the physical address of instruction, Q. Find the Physical address of i...

Q. Find the Physical address of instruction? Value of Instruction Pointer and holding address of instruction = 1234h Value of code segment register (CS) = 448Ah Physical

Network, Give an intuitive explanation of why the maximum throughput, for s...

Give an intuitive explanation of why the maximum throughput, for small beta, is approximately the same for CSMA slotted Aloha and FCFS splitting with CSMA. Show the optimal expecte

What are the minimal cost and minimal risksolution, In binary representatio...

In binary representation there are some states that are believed to be never occurred because of some particular functionality of a given circuit. If zero output is assigned to suc

Network for digital methods in the arts and humanities, Network for Digital...

Network for Digital Methods in the Arts and Humanities: Europe has seen a signifi cant investment in the digitisation of its cultural heritage as part of the worldwide establi

Explain the working of master-slave JK flip flop, With relevant diagram exp...

With relevant diagram explain the working of master-slave JK flip flop. Ans. Master-Slave J-K FLIP-FLOP: A cascade of two S-R FLIP-FLOPS is a master-slave J-K FLIP-FLOP. One

Multiple instruction and multiple data stream (mimd), Multiple Instruction ...

Multiple Instruction and Multiple Data stream (MIMD) In this association, multiple control units and multiple processing elements are prepared as in MISD. But the discrepancy i

Where time synchronization is necessary, Time synchronization is necessary ...

Time synchronization is necessary in? Time synchronization is essential in TDM.

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd