Explain about synchronous dram, Computer Engineering

Assignment Help:

Q. Explain about Synchronous DRAM?

One of the most broadly used forms of DRAM is synchronous DRAM (SDRAM). Unlike the conventional DRAM that is asynchronous SDRAM exchanges data with processor synchronized to an external clock signal and running at full speed of memory/processor bus without imposing wait states. 

In a typical DRAM processor presents addresses and control levels to memory denoting that a set of data at a specific location in memory must be either read from or written in the DRAM. After a delay, access time, DRAM either reads or writes data during the access-time delay. DRAM performs several internal functions like activating high capacitance of row and column lines sensing the data as well as routing the data out through output buffers. The processor should simply wait through this delay slowing system performance. 

With synchronous access DRAM moves data in and out under supervision of system clock.  Processor or other master issues instruction and address information that is latched on to by the DRAM. DRAM then responds after a set number of clock cycles. In the meantime master can safely do other tasks whereas SDRAM is processing the request.

SDRAM employs a burst mode to get rid of address setup time. In burst mode a series of data bits can be clocked out rapidly after first bit has been accessed. Mode is useful when all the bits to be accessed are in a sequence and in same row of array as the initial access. Additionally SDRAM has a multiple-bank internal architecture which improves opportunities for on-chip parallelism.

The mode register and associated control logic is another major aspect differentiating SDRAMs from traditional DRAMs. It offers a mechanism to modify the SDRAM to suit explicit system needs. The mode register specifies the burst length that is the number of separate units of data synchronously fed onto bus. The register also permits the programmer to adjust latency between receipt of a read request and beginning of data transfer. 

SDRAM performs best when it's transferring large blocks of data sequentially like for applications such as spreadsheets, word processing as well as multimedia.


Related Discussions:- Explain about synchronous dram

How does multiplexer know which line to select, How does multiplexer know w...

How does multiplexer know which line to select? This is managed by select lines. The select lines provide communication among different components of a computer. Now let's see

Registers used in IA-64 architecture, Q. Registers used in IA-64 architectu...

Q. Registers used in IA-64 architecture ? Registers: The IA-64 architecture comprises a very generous set of registers. It has an 82-bit floating point as well as 64-bit inte

Bit manipulation techniques and mathematical functions, Within micro contro...

Within micro controller's software, it is very useful to be able to manipulate binary bits i.e. from ports etc. The ALU has command to shift data, rotate data, compare data, set/cl

What are the registers generally contained in the processor, What are the r...

What are the registers generally contained in the processor? MAR-memory address register MDR-memory data register IR-Instruction Register RO-Rn-General purpose registe

Other equivalences, Equivalences: In this following miscellaneous equi...

Equivalences: In this following miscellaneous equivalence rules are often useful during rewriting sessions. So there the first two allow us to completely get rid of implicatio

Data warehouse, 1) Define a job scheduling strategy that will meet business...

1) Define a job scheduling strategy that will meet business requirement of reporting availability by 6am CST for the following cubes? Show the job scheduling dependencies in a pict

DISCRETE STRUCTURES, SET 2I OF ALL INTEGERS WITH ZERO IS AN ABELIAN GROUP

SET 2I OF ALL INTEGERS WITH ZERO IS AN ABELIAN GROUP

Describe target processor arrangements, Q. Describe target processor arrang...

Q. Describe target processor arrangements? Having seen how to describe one or more target processor arrangements we need to initiate mechanisms for distributing data arrays ove

What is system testing, What is system testing? The final step in testi...

What is system testing? The final step in testing is system testing, which means checking the whole application. System testing exercises the overall application and make sure

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd