Already have an account? Get multiple benefits of using own account!
Login in your account..!
Remember me
Don't have an account? Create your account in less than a minutes,
Forgot password? how can I recover my password now!
Enter right registered email to receive password!
Q. Explain about Registers?
A register is a group of flip-flops that store binary information and gates that controls when and how information is transferred to register. An n-bit register contains n flip-flops and stores n-bits of binary information. Two fundamental types of registers are: Shift register and Parallel registers.
A parallel register is one of simplest registers comprising a set of flip-flops which can be read or written concurrently. Figure demonstrates a 4-bit register with parallel input-output. Signal lines Io to I3 inputs to flip-flops that may be output of other arithmetic circuits such as multipliers so that data from different sources can be loaded in the register. It has one extra line known as clear line that can clear register completely. This register is known as a parallel register as all bits of register can be loaded in a single clock pulse.
Figure: 4-bit parallel register
A shift register is used for shifting data to left or right. A shift register operates in serial input-output mode it implies that data is entered in register one bit at a time from one end of register and can be read from other end as one bit at a time. Figure below demonstrates a 4-bit right shift register employing D logical shift functions.
Figure: 4-bit right - shift register
The Linux Process Scheduler uses time slice to prevent a single process from using the CPU for too long. A time slice specifies how long the process can use the CPU. In our simulat
Q. Registers used in IA-64 architecture ? Registers: The IA-64 architecture comprises a very generous set of registers. It has an 82-bit floating point as well as 64-bit inte
Takes care structural and behavioural aspect of a software system. Contains software usage, functionality, performance, economic, reuse, and technology constraints.
Q. Explain about Hamming error correcting code? Richard Hamming at Bell Laboratories worked out this code. We will only introduce this code with help of an illustration for 4 b
Dimensionality of Interconnection Network Dimensionality signify the arrangement of nodes or processing elements in an interconnection network. In linear network or one dimensi
Question: (a) Copying a graphic image from the Web will be as easy as pointing to it and clicking the right mouse button or performing a screen capture. The question is, under
Memory Organization - Computer architecture: BASIC CONCEPTS: Address space - 16-bit : 216 = 64K mem. locations - 32-bit : 232 = 4G mem. locations - 40-b
"Super ASCII", if it contains the character frequency equal to their ascii values. String will contain only lower case alphabets (''a''-''z'') and the ascii values will starts from
Hardware Cost It refers to the cost involved in the execution of an interconnection network. It consists of the cost of switches, connectors, , arbiter unit, interface logic an
What are Sequential Algorithms? The central assumption of the RAM model is that instructions are implemented one after another, one operation at a time. Accordingly, algorith
Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!
whatsapp: +91-977-207-8620
Phone: +91-977-207-8620
Email: [email protected]
All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd