Already have an account? Get multiple benefits of using own account!
Login in your account..!
Remember me
Don't have an account? Create your account in less than a minutes,
Forgot password? how can I recover my password now!
Enter right registered email to receive password!
Q. Explain about Registers?
A register is a group of flip-flops that store binary information and gates that controls when and how information is transferred to register. An n-bit register contains n flip-flops and stores n-bits of binary information. Two fundamental types of registers are: Shift register and Parallel registers.
A parallel register is one of simplest registers comprising a set of flip-flops which can be read or written concurrently. Figure demonstrates a 4-bit register with parallel input-output. Signal lines Io to I3 inputs to flip-flops that may be output of other arithmetic circuits such as multipliers so that data from different sources can be loaded in the register. It has one extra line known as clear line that can clear register completely. This register is known as a parallel register as all bits of register can be loaded in a single clock pulse.
Figure: 4-bit parallel register
A shift register is used for shifting data to left or right. A shift register operates in serial input-output mode it implies that data is entered in register one bit at a time from one end of register and can be read from other end as one bit at a time. Figure below demonstrates a 4-bit right shift register employing D logical shift functions.
Figure: 4-bit right - shift register
Fixed Arithmetic pipelines We take the illustration of multiplication of fixed numbers. Two fixed point numerals are added by ALU (Arithmetic and logic unit) using shift and ad
Define Hypertext verses Hypermedia briefly. Hypertext is fundamentally the same as regular text- this can be stored, read, searched or edited along with a significant exception
Q. Design issues related to interrupt-driven Input - output? So interrupt handling includes interruption of currently executing program, execution of interrupt servicing progra
Q. How can we minimize problems occurring because of the branch instructions? We may use various mechanisms which may minimize the effect of branch penalty. To keep mult
Loop Level This is one more level of parallelism where iterative loop instructions can be parallelized. Fine Granularity size is used at this level also. Simple loops in a
Open a LOCAL MACHINE window and type: xhost +ashland # Add the following code sequence just before the plot command that was giving you problems: figure; set(gcf,'renderer','zbuffe
Differentiate between Batch Operating System and Time Sharing Operating System? Batch operating systems : A batch is a sequence of jobs. Such batch is submitted to batch proce
Analysis describes about the logical and statistical analysis needed for an efficient output. This involves writing of code and performing calculations, but most part of these lang
Define Deadlock with Resource request and allocation graph (RRAG) Deadlocks can be described through a directed bipartite graph termed as a RRAG that is Resource Request All
Design a serial 2’s complementer with a shift register and a flip-flop
Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!
whatsapp: +91-977-207-8620
Phone: +91-977-207-8620
Email: [email protected]
All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd