Explain about register marker, Electrical Engineering

Assignment Help:

Q. Explain about Register marker?

Register marker: Stronger selectors perform searching and counting . Though, the crossbar switch has no ‘intelligence'. Something external to switch should decide which magnets to operate. This is known as a Register Marker. As it takes less than a second to operate the switch, a marker can control many switches as well as serve many registers. So even a large exchange needs few markers. This is further stage of common control, which we willcall centralized control.


Related Discussions:- Explain about register marker

Hybrid meters, Hybrid Meters These meters have electronic measurement ...

Hybrid Meters These meters have electronic measurement circuits but show is by impulse counters/stepper motors. Accuracy is classically class 1.0 or 2.0 and commonly these met

Dc machines, explain dynamically induced emf and derive expression for it

explain dynamically induced emf and derive expression for it

Electromechanical and electronic switching system, Q. Compare electromechan...

Q. Compare electromechanical switching system with electronic switching system. Sr. No Electromechanical switching System Electroni

What are the functions of bus interface unit in 8086, What are the function...

What are the functions of bus interface unit (BIU) in 8086? (a) Get instructions from memory. (b) Get data from memory and I/O ports. (c) Write data to memory and I/O por

Metering techniques, Metering Techniques The techniques of metering co...

Metering Techniques The techniques of metering could be categorized depending upon the voltage at which consumers are fed as: 1. LT (Low Tension) Metering, and 2. HT (Hi

Explain how memory paging is used for memory addressing, Explain how memory...

Explain how memory paging is used for memory addressing. The memory paging mechanism placed inside the 80386 and above permits any physical memory location to be assigned to se

Common-drain jfet amplifier, Q. Common-Drain JFET Amplifier? Figure (a)...

Q. Common-Drain JFET Amplifier? Figure (a) shows a CD JFET amplifier in which resistors R 1 , R 2 , and R SS are selected by the bias design, and capacitors CG and CS are chos

Determine the bit-error probability for the two systems, Let both coherent ...

Let both coherent ASK and coherent PSK systems transmit the same average energy per bit interval and operate on the same channel such that E b /N 0 = 18. Determine the bit-error p

Cost and profitability - proposed kpis, Cost and Profitability - Proposed K...

Cost and Profitability - Proposed KPIs  KPI  UOM  Measures   RepresentativeStandards  Aggregate Technical &  Commercial L

Explain the delay model, Explain the delay model based on logical effort of...

Explain the delay model based on logical effort often used in estimating delays in logic cells. Hence use the model to predict the delay of a 4-input NOR logic cell with a 3 times

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd